データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADN2804 データシート(PDF) 5 Page - Analog Devices

部品番号 ADN2804
部品情報  622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADN2804 データシート(HTML) 5 Page - Analog Devices

  ADN2804 Datasheet HTML 1Page - Analog Devices ADN2804 Datasheet HTML 2Page - Analog Devices ADN2804 Datasheet HTML 3Page - Analog Devices ADN2804 Datasheet HTML 4Page - Analog Devices ADN2804 Datasheet HTML 5Page - Analog Devices ADN2804 Datasheet HTML 6Page - Analog Devices ADN2804 Datasheet HTML 7Page - Analog Devices ADN2804 Datasheet HTML 8Page - Analog Devices ADN2804 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
ADN2804
Rev. 0 | Page 5 of 24
OUTPUT AND TIMING SPECIFICATIONS
Table 3.
Parameter
Conditions
Min
Typ
Max
Unit
LVDS OUTPUT CHARACTERISTICS
(CLKOUTP/CLKOUTN, DATAOUTP/DATAOUTN)
Output Voltage High
VOH (see Figure 3)
1475
mV
Output Voltage Low
VOL (see Figure 3)
925
mV
Differential Output Swing
VOD (see Figure 3)
250
320
400
mV
Output Offset Voltage
VOS (see Figure 3)
1125
1200
1275
mV
Output Impedance
Differential
100
Ω
LVDS Outputs’Timing
Rise Time
20% to 80%
115
220
ps
Fall Time
80% to 20%
115
220
ps
Setup Time
TS (see Figure 2), OC-12
760
800
840
ps
Hold Time
TH (see Figure 2), OC-12
760
800
840
ps
I2C INTERFACE DC CHARACTERISTICS
LVCMOS
Input High Voltage
VIH
0.7 VCC
V
Input Low Voltage
VIL
0.3 VCC
V
Input Current
VIN = 0.1 VCC or VIN = 0.9 VCC
−10.0
+10.0
μA
Output Low Voltage
VOL, IOL = 3.0 mA
0.4
V
I2C INTERFACE TIMING
See Figure 11
SCK Clock Frequency
400
kHz
SCK Pulse Width High
tHIGH
600
ns
SCK Pulse Width Low
tLOW
1300
ns
Start Condition Hold Time
tHD;STA
600
ns
Start Condition Setup Time
tSU;STA
600
ns
Data Setup Time
tSU;DAT
100
ns
Data Hold Time
tHD;DAT
300
ns
SCK/SDA Rise/Fall Time
TR/TF
20 + 0.1 Cb1
300
ns
Stop Condition Setup Time
tSU;STO
600
ns
Bus Free Time Between a Stop and a Start
tBUF
1300
ns
REFCLK CHARACTERISTICS
Optional lock to REFCLK mode
Input Voltage Range
@ REFCLKP or REFCLKN
VIL
0
V
VIH
VCC
V
Minimum Differential Input Drive
100
mV p-p
Reference Frequency
10
160
MHz
Required Accuracy
100
ppm
LVTTL DC INPUT CHARACTERISTICS
Input High Voltage
VIH
2.0
V
Input Low Voltage
VIL
0.8
V
Input High Current
IIH, VIN = 2.4 V
5
μA
Input Low Current
IIL, VIN = 0.4 V
−5
μA
LVTTL DC OUTPUT CHARACTERISTICS
Output High Voltage
VOH, IOH = −2.0 mA
2.4
V
Output Low Voltage
VOL, IOL = +2.0 mA
0.4
V
1 Cb = total capacitance of one bus line in picofarads. If used with Hs-mode devices, faster fall times are allowed.


同様の部品番号 - ADN2804

メーカー部品番号データシート部品情報
logo
Analog Devices
ADN2804 AD-ADN2804_15 Datasheet
418Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. D
More results

同様の説明 - ADN2804

メーカー部品番号データシート部品情報
logo
Analog Devices
ADN2804 AD-ADN2804_15 Datasheet
418Kb / 24P
   622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier
REV. D
ADN2806 AD-ADN2806 Datasheet
408Kb / 20P
   622 Mbps Clock and Data Recovery IC
REV. 0
ADN2807 AD-ADN2807 Datasheet
363Kb / 20P
   155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. A
ADN2807 AD-ADN2807_15 Datasheet
534Kb / 20P
   155/622 Mb/s Clock and Data Recovery IC with Integrated Limiting Amp
REV. A
logo
Maxim Integrated Produc...
MAX3676 MAXIM-MAX3676_09 Datasheet
274Kb / 15P
   622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier
Rev 4; 3/09
MAX3676 MAXIM-MAX3676 Datasheet
181Kb / 16P
   622Mbps, 3.3V Clock-Recovery and Data-Retiming IC with Limiting Amplifier
19-1537; Rev 0; 7/99
MAX3872 MAXIM-MAX3872 Datasheet
580Kb / 13P
   Multirate Clock and Data Recovery with Limiting Amplifier
Rev 1; 5/03
MAX3991 MAXIM-MAX3991 Datasheet
261Kb / 12P
   10Gbps Clock and Data Recovery with Limiting Amplifier
Rev 0; 11/04
MAX3872 MAXIM-MAX3872_V01 Datasheet
1,001Kb / 15P
   Multirate Clock and Data Recovery with Limiting Amplifier
19-2709; Rev 3; 2/07
logo
Analog Devices
ADN2855 AD-ADN2855 Datasheet
369Kb / 20P
   Multirate 155 Mbps/622 Mbps/1244 Mbps/1250 Mbps Burst Mode Clock and Data Recovery IC with Deserializer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com