データシートサーチシステム |
|
ADN2804ACPZ-500RL7 データシート(PDF) 8 Page - Analog Devices |
|
ADN2804ACPZ-500RL7 データシート(HTML) 8 Page - Analog Devices |
8 / 24 page ADN2804 Rev. 0 | Page 8 of 24 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TEST1 1 VCC 2 VREF 3 PIN 1 INDIC ATOR TOP VIEW (Not to Scale) 24 VCC 23 VEE 22 LOS 21 SDA 20 SCK 19 SADDR5 18 VCC 17 VEE NIN 4 PIN 5 SLICEP 6 SLICEN 7 VEE 8 ADN2804* * THERE IS AN EXPOSED PAD ON THE BOTTOM OF THE PACKAGE THAT MUST BE CONNECTED TO GND. Figure 5. Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Type1 Description 1 TEST1 Connect to VCC. 2 VCC P Power for Limiting Amplifier, LOS. 3 VREF AO Internal VREF Voltage. Decouple to GND with a 0.1 μF capacitor. 4 NIN AI Differential Data Input. CML. 5 PIN AI Differential Data Input. CML. 6 SLICEP AI Differential Slice Level Adjust Input. 7 SLICEN AI Differential Slice Level Adjust Input. 8 VEE P GND for Limiting Amplifier, LOS. 9 THRADJ AI LOS Threshold Setting Resistor. 10 REFCLKP DI Differential REFCLK Input. 10 MHz to 160 MHz. 11 REFCLKN DI Differential REFCLK Input. 10 MHz to 160 MHz. 12 VCC P VCO Power. 13 VEE P VCO GND. 14 CF2 AO Frequency Loop Capacitor. 15 CF1 AO Frequency Loop Capacitor. 16 LOL DO Loss-of-Lock Indicator. LVTTL active high. 17 VEE P FLL Detector GND. 18 VCC P FLL Detector Power. 19 SADDR5 DI Slave Address Bit 5. 20 SCK DI I2C Clock Input. 21 SDA DI I2C Data Input. 22 LOS DO Loss-of-Signal Detect Output. Active high. LVTTL. 23 VEE P Output Buffer, I2C GND. 24 VCC P Output Buffer, I2C Power. 25 CLKOUTN DO Differential Recovered Clock Output. LVDS. 26 CLKOUTP DO Differential Recovered Clock Output. LVDS. 27 SQUELCH DI Disable Clock and Data Outputs. Active high. LVTTL. 28 DATAOUTN DO Differential Recovered Data Output. LVDS. 29 DATAOUTP DO Differential Recovered Data Output. LVDS. 30 VEE P Phase Detector, Phase Shifter GND. 31 VCC P Phase Detector, Phase Shifter Power. 32 TEST2 Connect to VCC. Exposed Pad Pad P Connect to GND. 1 Type: P = power, AI = analog input, AO = analog output, DI = digital input, DO = digital output. |
同様の部品番号 - ADN2804ACPZ-500RL7 |
|
同様の説明 - ADN2804ACPZ-500RL7 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |