データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9992 データシート(PDF) 6 Page - Analog Devices

部品番号 AD9992
部品情報  12-Bit CCD Signal Processor with Precision Timing Generator
Download  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9992 データシート(HTML) 6 Page - Analog Devices

Back Button AD9992 Datasheet HTML 2Page - Analog Devices AD9992 Datasheet HTML 3Page - Analog Devices AD9992 Datasheet HTML 4Page - Analog Devices AD9992 Datasheet HTML 5Page - Analog Devices AD9992 Datasheet HTML 6Page - Analog Devices AD9992 Datasheet HTML 7Page - Analog Devices AD9992 Datasheet HTML 8Page - Analog Devices AD9992 Datasheet HTML 9Page - Analog Devices AD9992 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 92 page
background image
AD9992
Rev. C | Page 6 of 92
TIMING SPECIFICATIONS
CL = 20 pF, AVDD = DVDD = TCVDD = 1.8 V, DRVDD = 3.0 V, fCLI = 40 MHz, unless otherwise noted.
Table 4.
Parameter
Symbol
Min
Typ
Max
Unit
MASTER CLOCK (See Figure 15)
CLI Clock Period
tCONV
25
ns
CLI High/Low Pulse Width
10
12.5
15
ns
Delay from CLI Rising Edge to Internal Pixel Position 0
tCLIDLY
6
ns
SLAVE MODE SPECIFICATIONS (See Figure 76)
VD Falling Edge to HD Falling Edge in Slave Mode
tVDHD
0
VD period − 5 ×
tCONV
ns
HD Edge to CLI Rising Edge (Only Valid if OSC_RSTB = LO)
tHDCLI
3
tCONV − 2
ns
HD Edge to CLO Rising Edge (Only Valid if OSC_RSTB = HI)
tHDCLO
3
tCONV − 2
ns
Inhibit Region for SHP Edge Location
tSHPINH
48
63
Edge location
AFE CLPOB PULSE WIDTH (See Figure 22 and Figure 32)1, 2
2
20
Pixels
AFE SAMPLE LOCATION (See Figure 16 and Figure 19)1
SHP Sample Edge to SHD Sample Edge
tS1
11
12.5
ns
DATA OUTPUTS (See Figure 20 and Figure 21)
Output Delay from DCLK Rising Edge
tOD
1
ns
Inhibited Area for DOUTPHASE Edge Location
tDOUTINH
SHDLOC + 1
SHDLOC + 15
Edge location
Pipeline Delay from SHP/SHD Sampling to DOUT
16
Cycles
SERIAL INTERFACE (See Figure 83)
Maximum SCK Frequency (Must Not Exceed CLI Frequency)
fSCLK
40
MHz
SL to SCK Setup Time
tLS
10
ns
SCK to SL Hold Time
tLH
10
ns
SDATA Valid to SCK Rising Edge Setup
tDS
10
ns
SCK Falling Edge to SDATA Valid Hold
tDH
10
ns
INHIBIT REGION FOR SHP AND SHD WITH RESPECT TO H-CLOCK
EDGE PLACEMENT (see Figure 19) for H*POL = 1
RETIME = 0, MASK = 0
tSHDINH
H*NEGLOC – 15
H*NEGLOC – 0
Edge location
RETIME = 0, MASK = 1
tSHDINH
H*POSLOC – 15
H*POSLOC – 0
Edge location
RETIME = 1, MASK = 0
tSHPINH
H*NEGLOC – 15
H*NEGLOC – 0
Edge location
RETIME = 1, MASK = 1
tSHPINH
H*POSLOC – 15
H*POSLOC – 0
Edge location
1 Parameter is programmable.
2 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.


同様の部品番号 - AD9992

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9992 AD-AD9992 Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
Rev. C
AD9992BBCZ AD-AD9992BBCZ Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
REV. C
AD9992BBCZ AD-AD9992BBCZ Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
Rev. C
AD9992BBCZRL AD-AD9992BBCZRL Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
REV. C
AD9992BBCZRL AD-AD9992BBCZRL Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
Rev. C
More results

同様の説明 - AD9992

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9992 AD-AD9992 Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
Rev. C
AD9995 AD-AD9995_15 Datasheet
2Mb / 60P
   12-Bit CCD Signal Processor with Precision Timing Generator
REV. 0
AD9995 AD-AD9995 Datasheet
1Mb / 60P
   12-Bit CCD Signal Processor with Precision Timing ??Generator
REV. 0
AD9994 AD-AD9994 Datasheet
63Kb / 2P
   12-Bit CCD Signal Processor with Precision Timing Generator
Rev. Sp0
AD9992 AD-AD9992_15 Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
REV. C
AD9992 AD-AD9992_07 Datasheet
1Mb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
REV. C
AD9971 AD-AD9971 Datasheet
67Kb / 2P
   12-Bit CCD Signal Processor with Precision Timing
Rev. SpA
AD9971 AD-AD9971_15 Datasheet
79Kb / 2P
   12-Bit CCD Signal Processor with Precision Timing
Rev. SpB
AD9937 AD-AD9937_15 Datasheet
416Kb / 44P
   CCD Signal Processor with Precision Timing Generator
REV. 0
AD9929 AD-AD9929_15 Datasheet
564Kb / 64P
   CCD Signal Processor with Precision Timing Generator
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com