データシートサーチシステム |
|
CS5165AGDW16 データシート(PDF) 6 Page - ON Semiconductor |
|
CS5165AGDW16 データシート(HTML) 6 Page - ON Semiconductor |
6 / 18 page CS5165A http://onsemi.com 6 PACKAGE PIN DESCRIPTION PACKAGE PIN # SOIC−16 PIN SYMBOL FUNCTION 1, 2, 3, 4, 6 VID0−VID4 Voltage ID DAC input pins. These pins are internally pulled up to 5.0 V if left open. VID4 selects the DAC range. When VID4 is high (logic one), the Error Amp reference range is 2.14 V to 3.45 V with 100 mV increments. When VID4 is low (logic zero), the Error Amp reference voltage 1.34 V to 2.09 V with 50 mV increments. 5 SS Soft−Start Pin. A capacitor from this pin to LGND sets the Soft−Start and fault timing. 7 COFF Off−Time Capacitor Pin. A capacitor from this pin to LGND sets both the normal and extended off time. 8 ENABLE Output Enable Input. This pin is internally pulled up to 1.8 V. A logic Low (< 0.8) on this pin disables operation and places the CS5165A into a low current sleep mode. 9 VCC Input Power Supply Pin. 10 GATE(H) High Side Switch FET driver pin. 11 PGND High current ground for the GATE(H) and GATE(L) pins. 12 GATE(L) Low Side Synchronous FET driver pin. 13 PWRGD Power Good Output. Open collector output drives low when VFB is out of regulation. Active when ENABLE input is low. 14 LGND Reference ground. All control circuits are referenced to this pin. 15 COMP Error Amp output. PWM Comparator reference input. A capacitor to LGND provides Error Amp compensation. 16 VFB Error Amp, PWM Comparator, and Low VFB Comparator feedback input. Figure 2. Block Diagram ENABLE SS VID0 VID1 VID2 VID3 VID4 VFB Low Comparator PWRGD LGND PWM Comparator SS Low Comparator SS High Comparator VCC Monitor Error Amplifier VCC1 VCC COFF VGATE(H) VGATE(L) PGND FAULT FAULT FAULT Latch PGND R S Q Q R S Q Q R S Q Latch PWM COFF One Shot Off−Time Timeout Edge Triggered Extended Off−Time Timeout Normal Off−Time Timeout Maximum On−Time Timeout GATE(H) = ON GATE(H) = OFF 2.0 mA 60 mA 5.0 V 0.7 V 2.5 V 1.0 V 3.95 V 3.87V VFB COMP PWM COMP − + VCC VCC Time−Out Timer (30 ms) Enable Comparator Circuit Bias −8.5% +8.5% + − + − + − + − + − + − +− + − 1.25 V 20 k 7.0 mA 5 BIT DAC 65 ms Delay Blanking |
同様の部品番号 - CS5165AGDW16 |
|
同様の説明 - CS5165AGDW16 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |