データシートサーチシステム
Selected language   Japanese  ▼

Delete All
ON OFF
ALLDATASHEET.JP

X  

Preview PDF Download HTML

MC68340 データシート(PDF) 50 Page - Freescale Semiconductor, Inc

部品番号. MC68340
部品情報  Integrated Processor with DMA User’s Manual
ダウンロード  441 Pages
Scroll/Zoom Zoom In 100% Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo 

MC68340 Datasheet(HTML) 50 Page - Freescale Semiconductor, Inc

Zoom Inzoom in Zoom Outzoom out
 50 / 441 page
background image
MOTOROLA
MC68340 USER’S MANUAL
3- 1
SECTION 3
BUS OPERATION
This section provides a functional description of the bus, the signals that control it, and the
bus cycles provided for data transfer operations. It also describes the error and halt
conditions, bus arbitration, and reset operation. Operation of the external bus is the same
whether the MC68340 or an external device is the bus master; the names and
descriptions of bus cycles are from the viewpoint of the bus master. For exact timing
specifications, refer to Section 11 Electrical Characteristics.
The MC68340 architecture supports byte, word, and long-word operands allowing access
to 8- and 16-bit data ports through the use of asynchronous cycles controlled by the
SIZ1/SIZ0 outputs and
DSACK1/DSACK0 inputs. The MC68340 requires word and long-
word operands to be located in memory on word boundaries. The only type of transfer that
can be performed to an odd address is a single-byte transfer, referred to as an odd-byte
transfer. For an 8-bit port, multiple bus cycles may be required for an operand transfer due
to either misalignment or a word or long-word operand.
3.1 BUS TRANSFER SIGNALS
The bus transfers information between the MC68340 and external memory or a peripheral
device. External devices can accept or provide 8 bits or 16 bits in parallel and must follow
the handshake protocol described in this section. The maximum number of bits accepted
or provided during a bus transfer is defined as the port width. The MC68340 contains an
address bus that specifies the address for the transfer and a data bus that transfers the
data. Control signals indicate the beginning and type of the cycle as well as the address
space and size of the transfer. The selected device then controls the length of the cycle
with the signal(s) used to terminate the cycle. Strobe signals, one for the address bus and
another for the data bus, indicate the validity of the address and provide timing information
for the data. Both asynchronous and synchronous operation is possible for any port width.
In asynchronous operation, the bus and control input signals are internally synchronized to
the MC68340 clock, introducing a delay. This delay is the time required for the MC68340
to sample an input signal, synchronize the input to the internal clocks, and determine
whether it is high or low. In synchronous mode, the bus and control input signals must be
timed to setup and hold times. Since no synchronization is needed, bus cycles can be
completed in three clock cycles in this mode. Additionally, using the fast-termination option
of the chip select signals, two-clock operation is possible.
Furthermore, for all inputs, the MC68340 latches the level of the input during a sample
window around the falling edge of the clock signal. This window is illustrated in Figure 3-1,
where tsu and th are the input setup and hold times, respectively. To ensure that an input
signal is recognized on a specific falling edge of the clock, that input must be stable during
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Html ページ

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download



関連電子部品番号

部品番号コンポーネントの説明Html Viewメーカー
HMC585MS8GHIGH IP3 GaAs MMIC MIXER with INTEGRATED LO AMPLIFIER 400 - 650 MHz 1 2 3 4 5 MoreHittite Microwave Corporation
ADA4412-3Integrated Triple Video Filter with Selectable Cutoff Frequencies for RGB HD/SD 1 2 3 4 5 MoreAnalog Devices
LMX2531LQ1500EHigh Performance Frequency Synthesizer System with Integrated VCO 1 2 3 4 5 MoreNational Semiconductor (TI)
MSP34X1GMultistandard Sound Processor Family with Virtual Dolby Surround 1 2 3 4 5 MoreMicronas
ADN2804622 Mbps Clock and Data Recovery IC with Integrated Limiting Amplifier 1 2 3 4 5 MoreAnalog Devices
AD999212-Bit CCD Signal Processor with Precision Timing Generator 1 2 3 4 5 MoreAnalog Devices
ADE7768Energy Metering IC with Integrated Oscillator and Positive Power Accumulation 1 2 3 4 5 MoreAnalog Devices
CS5302Two−Phase Buck Controller with Integrated Gate Drivers and 4−Bit DAC 1 2 3 4 5 MoreON Semiconductor
CS5303Three−Phase Buck Controller with Integrated Gate Drivers 1 2 3 4 5 MoreON Semiconductor
CS5308Two−Phase PWM Controller with Integrated Gate Drivers for VRM 8.5 1 2 3 4 5 MoreON Semiconductor

リンク URL



Privacy Policy
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   ブックマーク
   |   リンク交換   |   メーカーリスト
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn