データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC68340 データシート(PDF) 63 Page - Freescale Semiconductor, Inc

部品番号 MC68340
部品情報  Integrated Processor with DMA User?셲 Manual
Download  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 データシート(HTML) 63 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 59Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 60Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 61Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 62Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 63Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 64Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 65Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 66Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 67Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 441 page
background image
3- 14
MC68340 USER’S MANUAL
MOTOROLA
3.2.4 Bus Operation
The MC68340 bus is asynchronous, allowing external devices connected to the bus to
operate at clock frequencies different from the clock for the MC68340. Bus operation uses
the handshake lines (
AS, DS, DSACK1/DSACK0, BERR, and HALT) to control data
transfers.
AS signals a valid address on the address bus, and DS is used as a condition
for valid data on a write cycle. Decoding the SIZx outputs and lower address line A0
provides strobes that select the active portion of the data bus. The slave device (memory
or peripheral) responds by placing the requested data on the correct portion of the data
bus for a read cycle or by latching the data on a write cycle; the slave asserts the
DSACK1/DSACK0 combination that corresponds to the port size to terminate the cycle.
Alternatively, the SIM40 can be programmed to assert the
DSACK1/DSACK0 combination
internally and respond for the slave. If no slave responds or the access is invalid, external
control logic may assert
BERR to abort the bus cycle or BERR with HALT to retry the bus
cycle.
DSACK
≈ can be asserted before the data from a slave device is valid on a read cycle.
The length of time that
DSACK
≈ may precede data must not exceed a specified value in
any asynchronous system to ensure that valid data is latched into the MC68340. (See
Section 11 Electrical Characteristics for timing parameters.) Note that no maximum
time is specified from the assertion of
AS to the assertion of DSACK
≈. Although the
MC68340 can transfer data in a minimum of three clock cycles when the cycle is
terminated with
DSACK
≈, the MC68340 inserts wait cycles in clock-period increments
until
DSACK
≈ is recognized. BERR and/or HALT can be asserted after DSACK≈ is
asserted.
BERR and or HALT must be asserted within the time specified after DSACK
≈ is
asserted in any asynchronous system. If this maximum delay time is violated, the
MC68340 may exhibit erratic behavior.
3.2.5 Synchronous Operation with
DSACK
Although cycles terminated with
DSACK
≈ are classified as asynchronous, cycles
terminated with
DSACK
≈ can also operate synchronously in that signals are interpreted
relative to clock edges. The devices that use these cycles must synchronize the response
to the MC68340 clock (CLKOUT) to be synchronous. Since the devices terminate bus
cycles with
DSACK
≈, the dynamic bus sizing capabilities of the MC68340 are available.
The minimum cycle time for these cycles is also three clocks. To support systems that use
the system clock to generate
DSACK
≈ and other asynchronous inputs, the asynchronous
input setup time and the asynchronous input hold time are given. If the setup and hold
times are met for the assertion or negation of a signal such as
DSACK
≈, the MC68340 is
guaranteed to recognize that signal level on that specific falling edge of the system clock.
If the assertion of
DSACK
≈ is recognized on a particular falling edge of the clock, valid
data is latched into the MC68340 (for a read cycle) on the next falling clock edge if the
data meets the data setup time. In this case, the parameter for asynchronous operation
can be ignored. The timing parameters are described in Section 11 Electrical
Characteristics.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


同様の部品番号 - MC68340

メーカー部品番号データシート部品情報
logo
Motorola, Inc
MC68340 MOTOROLA-MC68340 Datasheet
701Kb / 24P
   Integrated Processor Unit
MC68340 MOTOROLA-MC68340 Datasheet
2Mb / 962P
   QUad Integrated Communications Controller Users Manual
logo
Freescale Semiconductor...
MC68340 FREESCALE-MC68340 Datasheet
52Kb / 10P
   Integrated Processor With DMA
MC68340 FREESCALE-MC68340 Datasheet
2Mb / 441P
   Integrated Processor with DMA User?셲 Manual
MC68340 FREESCALE-MC68340 Datasheet
220Kb / 10P
   Integrated Processor With DMA
More results

同様の説明 - MC68340

メーカー部品番号データシート部品情報
logo
Freescale Semiconductor...
MC68340FE16E FREESCALE-MC68340FE16E Datasheet
2Mb / 441P
   Integrated Processor with DMA User?셲 Manual
logo
Motorola, Inc
MC68340AB16E MOTOROLA-MC68340AB16E Datasheet
2Mb / 441P
   Integrated Processor with DMA User?셲 Manual
logo
Freescale Semiconductor...
11242 FREESCALE-11242 Datasheet
2Mb / 441P
   Integrated Processor with DMA User s Manual
logo
Motorola, Inc
MC68302 MOTOROLA-MC68302 Datasheet
1Mb / 480P
   Integrated Multiprotocol Processor User?셲 Manual
MC68302 MOTOROLA-MC68302 Datasheet
1Mb / 480P
   Integrated Multiprotocol Processor User?셲 Manual
logo
Freescale Semiconductor...
MC68340CAB16E FREESCALE-MC68340CAB16E Datasheet
2Mb / 441P
   Integrated Processor with DMA Users Manual
logo
Motorola, Inc
MCF5307AI66B MOTOROLA-MCF5307AI66B Datasheet
5Mb / 484P
   Integrated Microprocessor User?셲 Manual
logo
Freescale Semiconductor...
MC68340AG16E FREESCALE-MC68340AG16E Datasheet
220Kb / 10P
   Integrated Processor With DMA
logo
Motorola, Inc
MC68340P MOTOROLA-MC68340P Datasheet
52Kb / 10P
   Integrated Processor With DMA
logo
Freescale Semiconductor...
MC68340FT16E FREESCALE-MC68340FT16E Datasheet
52Kb / 10P
   Integrated Processor With DMA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com