データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

MC68340 データシート(PDF) 69 Page - Freescale Semiconductor, Inc

部品番号 MC68340
部品情報  Integrated Processor with DMA User?셲 Manual
Download  441 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  FREESCALE [Freescale Semiconductor, Inc]
ホームページ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68340 データシート(HTML) 69 Page - Freescale Semiconductor, Inc

Back Button MC68340 Datasheet HTML 65Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 66Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 67Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 68Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 69Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 70Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 71Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 72Page - Freescale Semiconductor, Inc MC68340 Datasheet HTML 73Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 441 page
background image
3- 20
MC68340 USER’S MANUAL
MOTOROLA
State 0—The MC68340 asserts
RMC in S0 to identify a read-modify-write cycle. The
MC68340 places a valid address on A31–A0 and valid function codes on FC3–FC0. The
function codes select the address space for the operation. SIZ1/SIZ0 become valid in S0
to indicate the operand size. The MC68340 drives R/
W high for the read cycle.
State 1—One-half clock later during S1, the MC68340 asserts
AS indicating a valid
address on the address bus. The MC68340 also asserts
DS during S1.
State 2—The selected device uses R/
W, SIZ1/SIZ0, A0, and DS to place information on
the data bus. Either or both of the bytes (D15–D8 and D7–D0) are selected by SIZ1/SIZ0
and A0. Concurrently, the selected device may assert
DSACK
≈.
State 3—As long as at least one of the
DSACK
≈ signals is recognized by the end of S2
(meeting the asynchronous input setup time requirement), data is latched on the next
falling edge of the clock, and the cycle terminates. If
DSACK
≈ is not recognized by the
start of S3, the MC68340 inserts wait states instead of proceeding to S4 and S5. To
ensure that wait states are inserted, both
DSACK1 and DSACK0 must remain negated
throughout the asynchronous input setup and hold times around the end of S2. If wait
states are added, the MC68340 continues to sample the
DSACK
≈ signals on the falling
edges of the clock until one is recognized.
State 4—At the end of S4, the MC68340 latches the incoming data.
State 5—The MC68340 negates
AS and DS during S5. If more than one read cycle is
required to read in the operand(s), S0–S5 are repeated for each read cycle. When
finished reading, the MC68340 holds the address, R/
W, and FC3–FC0 valid in preparation
for the write portion of the cycle. The external device keeps its data and
DSACK
≈ signals
asserted until it detects the negation of
AS or DS (whichever it detects first). The device
must remove the data and negate
DSACK
≈ within approximately one clock period after
sensing the negation of
AS or DS. DSACK
≈ signals that remain asserted beyond this limit
may be prematurely detected for the next portion of the operation.
Idle States—The MC68340 does not assert any new control signals during the idle states,
but it may internally begin the modify portion of the cycle at this time. S0–S5 are omitted if
no write cycle is required. If a write cycle is required, R/
W remains in the read mode until
S0 to prevent bus conflicts with the preceding read portion of the cycle; the data bus is not
driven until S2.
State 0—The MC68340 drives R/
W low for a write cycle. Depending on the write operation
to be performed, the address lines may change during S0.
State 1—In S1, the MC68340 asserts
AS, indicating a valid address on the address bus.
State 2—During S2, the MC68340 places the data to be written onto D15–D0.
State 3—The MC68340 asserts
DS during S3, indicating stable data on the data bus. As
long as at least one of the
DSACK
≈ signals is recognized by the end of S2 (meeting the
asynchronous input setup time requirement), the cycle terminates one clock later. If
DSACK
≈ is not recognized by the start of S3, the MC68340 inserts wait states instead of
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


同様の部品番号 - MC68340

メーカー部品番号データシート部品情報
logo
Motorola, Inc
MC68340 MOTOROLA-MC68340 Datasheet
701Kb / 24P
   Integrated Processor Unit
MC68340 MOTOROLA-MC68340 Datasheet
2Mb / 962P
   QUad Integrated Communications Controller Users Manual
logo
Freescale Semiconductor...
MC68340 FREESCALE-MC68340 Datasheet
52Kb / 10P
   Integrated Processor With DMA
MC68340 FREESCALE-MC68340 Datasheet
2Mb / 441P
   Integrated Processor with DMA User?셲 Manual
MC68340 FREESCALE-MC68340 Datasheet
220Kb / 10P
   Integrated Processor With DMA
More results

同様の説明 - MC68340

メーカー部品番号データシート部品情報
logo
Freescale Semiconductor...
MC68340FE16E FREESCALE-MC68340FE16E Datasheet
2Mb / 441P
   Integrated Processor with DMA User?셲 Manual
logo
Motorola, Inc
MC68340AB16E MOTOROLA-MC68340AB16E Datasheet
2Mb / 441P
   Integrated Processor with DMA User?셲 Manual
logo
Freescale Semiconductor...
11242 FREESCALE-11242 Datasheet
2Mb / 441P
   Integrated Processor with DMA User s Manual
logo
Motorola, Inc
MC68302 MOTOROLA-MC68302 Datasheet
1Mb / 480P
   Integrated Multiprotocol Processor User?셲 Manual
MC68302 MOTOROLA-MC68302 Datasheet
1Mb / 480P
   Integrated Multiprotocol Processor User?셲 Manual
logo
Freescale Semiconductor...
MC68340CAB16E FREESCALE-MC68340CAB16E Datasheet
2Mb / 441P
   Integrated Processor with DMA Users Manual
logo
Motorola, Inc
MCF5307AI66B MOTOROLA-MCF5307AI66B Datasheet
5Mb / 484P
   Integrated Microprocessor User?셲 Manual
logo
Freescale Semiconductor...
MC68340AG16E FREESCALE-MC68340AG16E Datasheet
220Kb / 10P
   Integrated Processor With DMA
logo
Motorola, Inc
MC68340P MOTOROLA-MC68340P Datasheet
52Kb / 10P
   Integrated Processor With DMA
logo
Freescale Semiconductor...
MC68340FT16E FREESCALE-MC68340FT16E Datasheet
52Kb / 10P
   Integrated Processor With DMA
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com