データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD6624 データシート(PDF) 22 Page - Analog Devices

部品番号 AD6624
部品情報  Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD6624 データシート(HTML) 22 Page - Analog Devices

Back Button AD6624 Datasheet HTML 18Page - Analog Devices AD6624 Datasheet HTML 19Page - Analog Devices AD6624 Datasheet HTML 20Page - Analog Devices AD6624 Datasheet HTML 21Page - Analog Devices AD6624 Datasheet HTML 22Page - Analog Devices AD6624 Datasheet HTML 23Page - Analog Devices AD6624 Datasheet HTML 24Page - Analog Devices AD6624 Datasheet HTML 25Page - Analog Devices AD6624 Datasheet HTML 26Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 40 page
background image
REV. B
AD6624
–22–
Bit 8 is the RCF bank select bit used to program the register.
When this bit is 0, the lowest block of 128 is selected (Taps 0
through 127). When high, the highest block is selected (Taps
128 through 255). It should be noted that while the chip is
computing filters, Tap 127 is adjacent to 128 and there are no
paging issues.
Bit 9 selects the origin of the input to each RCF. If Bit 9 is
clear, the RCF input comes from the CIC5 normally associ-
ated with the RCF. If, however, the bit is set, the input comes
from CIC5 Channel 1. The only exception is Channel 1, which
uses the output of CIC5 Channel 0 as its alternate. Using this
feature, each RCF can either operate on its own channel data
or be paired with the RCF of Channel 1. The RCF of Channel
1 can also be paired with Channel 0. This control bit is used
with polyphase distributed filtering.
If Bit 10 is clear, the AD6624 channel operates in normal mode.
However, if Bit 10 is set, the RCF is bypassed to Channel BIST.
See BIST (Built-In Self-Test) section below for more details.
USER-CONFIGURABLE BUILT-IN SELF-TEST (BIST)
The AD6624 includes two built-in test features to test the integ-
rity of each channel. The first is a RAM BIST, which is intended
to test the integrity of the high-speed random access memory
within the AD6624. The second is Channel BIST, which is
designed to test the integrity of the main signal paths of the
AD6624. Each BIST function is independent of the other,
meaning that each channel can be tested independently at the
same time.
RAM BIST
The RAM BIST can be used to validate functionality of the
on-chip RAM. This feature provides a simple pass/fail test,
which will give confidence that the channel RAM is operational.
The following steps should be followed to perform this test.
• The channels to be tested should be put into Sleep mode via
the external address register 0x011.
• The RAM BIST Enable bit in the RCF register xA8 should
be set high.
• Wait 1600 clock cycles.
• Register 0xA8 should be read back. If Bit 0 is high, the test is
not yet complete. If Bit 0 is low, the test is complete and Bits 1
and 2 indicate the condition of the internal RAM. If Bit 1 is
high, CMEM is bad. If Bit 2 is high, DMEM is bad.
Table VII. BIST Register 0xA8
Register Value
Coefficient MEM
Data MEM
XX1
Test Incomplete
Test Incomplete
000
Pass
Pass
010
Fail
Pass
100
Pass
Fail
110
Fail
Fail
CHANNEL BIST
The Channel BIST is a thorough test of the selected AD6624
signal path. With this test mode, it is possible to use externally
supplied vectors or an internal pseudo-random generator. An
error signature register in the RCF monitors the output data of
the channel and is used to determine if the proper data exits
the RCF. If errors are detected, each internal block may be
bypassed and another test can be run to debug the fault. The
I and Q paths are tested independently. The following steps
should be followed to perform this test.
• The channels to be tested should be configured as required
for the application setting the decimation rates, scalars, and
RCF coefficients.
• The channels should remain in the Sleep mode.
• The Start Hold-Off counter of the channels to be tested
should be set to 1.
• Memory location 0xA5 and 0xA6 should be set to 0.
• The Channel BIST located at 0xA7 should be enabled by
setting Bits 19–0 to the number of RCF outputs to observe.
• Bit 4 of external address register 5 should be set high to start
the soft sync.
• Set the SYNC bits high for the channels to be tested.
• Bit 6 must be set to 0 to allow the user to provide test vectors.
The internal pseudo-random number generator may also be
used to generate an input sequence by setting Bit 7 high.
• An internal –FS sine can be inserted when Bit 6 is set to 1
and Bit 7 is cleared.
• When the SOFT_SYNC is addressed, the selected channels
will come out of the Sleep mode and processing will occur.
• If the user is providing external vectors, the chip may be
brought out of Sleep mode by one of the other methods,
provided that either of the IEN inputs is inactive until the
channel is ready to accept data.
• After a sufficient amount of time, the Channel BIST Signa-
ture registers 0xA5 and 0xA6 will contain a numeric value
that can be compared to the expected value for a known
good AD6624 with the exact same configuration. If the
values are the same, there is a very low probability that there
is an error in the channel.
CHIP SYNCHRONIZATION
Two types of synchronization can be achieved with the AD6624.
These are Start and Hop. Each is described in detail below. The
synchronization is accomplished with the use of a shadow register
and a hold-off counter. See Figure 28 for a simplistic sche-
matic of the NCO shadow register and NCO Freq Hold-Off
counter to understand basic operation. Enabling the clock
(AD6624 CLK) for the hold-off counter can occur with either
a Soft_Sync (via the microport), or a Pin Sync (via any of the
four AD6624 SYNC Pins A, B, C, and D). The functions that
include shadow registers to allow synchronization include:
1. Start
2. Hop (NCO Frequency)


同様の部品番号 - AD6624

メーカー部品番号データシート部品情報
logo
Analog Devices
AD6624A AD-AD6624A Datasheet
636Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
REV. 0
AD6624AABC AD-AD6624AABC Datasheet
636Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
REV. 0
AD6624AS/PCB AD-AD6624AS/PCB Datasheet
636Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
REV. 0
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
AD6624 AD-AD6624_15 Datasheet
566Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor
REV. B
More results

同様の説明 - AD6624

メーカー部品番号データシート部品情報
logo
Analog Devices
AD6624A AD-AD6624A Datasheet
636Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
REV. 0
AD6624 AD-AD6624_15 Datasheet
566Kb / 40P
   Four-Channel, 80 MSPS Digital Receive Signal Processor
REV. B
AD6635 AD-AD6635 Datasheet
799Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
REV. 0
AD6634 AD-AD6634 Datasheet
925Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP)
REV. 0
AD6624A AD-AD6624A_15 Datasheet
642Kb / 40P
   Four-Channel, 100 MSPS Digital Receive Signal Processor
REV. 0
AD6634 AD-AD6634_15 Datasheet
931Kb / 52P
   80 MSPS, Dual-Channel WCDMA Receive Signal Processor
REV. 0
AD6635 AD-AD6635_15 Datasheet
805Kb / 60P
   4-Channel, 80 MSPS WCDMA Receive Signal Processor
REV. 0
AD6620ASZ AD-AD6620ASZ Datasheet
374Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
AD6620 AD-AD6620 Datasheet
354Kb / 43P
   65 MSPS Digital Receive Signal Processor
REV. 0
AD6620 AD-AD6620_15 Datasheet
399Kb / 44P
   67 MSPS Digital Receive Signal Processor
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com