データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7366ARUZ-REEL7 データシート(PDF) 6 Page - Analog Devices

部品番号 AD7366ARUZ-REEL7
部品情報  True Bipolar Input, Dual 1us, 12-Bit, 2-Channel SAR ADC
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7366ARUZ-REEL7 データシート(HTML) 6 Page - Analog Devices

Back Button AD7366ARUZ-REEL7 Datasheet HTML 2Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 3Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 4Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 5Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 6Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 7Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 8Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 9Page - Analog Devices AD7366ARUZ-REEL7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
AD7366
Preliminary Technical Data
Rev. PrG | Page 6 of 17
TIMING SPECIFICATIONS
AVCC = DVCC =4.75 V to 5.25 V, VDD = 11.5 V to 16.5 V, VSS = −11.5 V to −16.5 V, VDRIVE = 2.7 V to 5.25V, TA = TMIN to TMAX, unless
otherwise noted1.
Table 3.
Parameter
Limit at TMIN, TMAX
Unit
Test Conditions / Comments
2.7V≤VDRIVE<4.75V
4.75V≤VDRIVE≤5.25V
tCONVERT
610
610
ns max
Conversion time, Internal clock. CONVST falling edge to BUSY falling
edge
fSCLK
10
10
kHz min
Frequency of serial read clock.
35
48
MHz
max
tQUIET
30
30
ns min
Minimum quiet time required between end of serial read and start of
next conversion
t1
10
10
ns min
Minimum CONVST Low pulse.
t2
5
5
ns min
CONVST falling edge to BUSY rising edge.
t3
0
0
ns min
BUSY falling edge to MSB valid once CS is low for t4 prior to BUSY going
Low
t4
10
10
ns max
Delay from CS falling edge until DOUTA and DOUTB are three-state
disabled
t52
20
14
ns max
Data access time after SCLK falling edge
t6
5
5
ns min
SCLK to data valid hold time
t7
0.1 tSCLK
0.1 tSCLK
ns min
SCLK low pulse width
t8
0.1 tSCLK
0.1 tSCLK
ns min
SCLK high pulse width
t9
10
10
ns max
CS rising edge to DOUTA, DOUTB, high impedance
t10
5
5
ns min
SCLK falling edge to DOUTA, DOUTB, high impedance
10
10
ns max
SCLK falling edge to DOUTA, DOUTB, high impedance
tPOWER-UP
70
70
μs
Power up time from shutdown mode. Time required between CONVST
rising edge and CONVST falling edge.
1 Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used. See
Terminology section and Figure 9.
2 The time required for the output to cross 0.4 V or 2.4 V.


同様の部品番号 - AD7366ARUZ-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7366 AD-AD7366 Datasheet
624Kb / 28P
   True Bipolar Input, Dual 1 關s, 12-/14-Bit, 2-Channel SAR ADCs
REV. 0
AD7366-5 AD-AD7366-5 Datasheet
624Kb / 28P
   True Bipolar Input, Dual 1 關s, 12-/14-Bit, 2-Channel SAR ADCs
REV. 0
AD7366-5 AD-AD7366-5_15 Datasheet
651Kb / 29P
   True Bipolar Input, 12-/14-Bit, 2-Channel, Simultaneous Sampling SAR ADCs
REV. B
AD7366BRUZ AD-AD7366BRUZ Datasheet
624Kb / 28P
   True Bipolar Input, Dual 1 關s, 12-/14-Bit, 2-Channel SAR ADCs
REV. 0
AD7366BRUZ-500RL7 AD-AD7366BRUZ-500RL7 Datasheet
624Kb / 28P
   True Bipolar Input, Dual 1 關s, 12-/14-Bit, 2-Channel SAR ADCs
REV. 0
More results

同様の説明 - AD7366ARUZ-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7367 AD-AD7367 Datasheet
209Kb / 16P
   True Bipolar Input, Dual 1us, 14-Bit, 2-Channel SAR ADC
Rev. PrD
AD7366 AD-AD7366_15 Datasheet
682Kb / 29P
   True Bipolar Input, Dual 12-Bit/14-Bit, 2-Channel, Simultaneous Sampling SAR ADC
REV. D
AD7367 AD-AD7367_15 Datasheet
682Kb / 29P
   True Bipolar Input, Dual 12-Bit/14-Bit, 2-Channel, Simultaneous Sampling SAR ADC
REV. D
AD7366 AD-AD7366_07 Datasheet
624Kb / 28P
   True Bipolar Input, Dual 1 關s, 12-/14-Bit, 2-Channel SAR ADCs
REV. 0
AD7366-5 AD-AD7366-5_15 Datasheet
651Kb / 29P
   True Bipolar Input, 12-/14-Bit, 2-Channel, Simultaneous Sampling SAR ADCs
REV. B
AD7367-5 AD-AD7367-5_15 Datasheet
651Kb / 29P
   True Bipolar Input, 12-/14-Bit, 2-Channel, Simultaneous Sampling SAR ADCs
REV. B
AD7321 AD-AD7321_17 Datasheet
697Kb / 37P
   2-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
logo
ATMEL Corporation
AD7322 ATMEL-AD7322 Datasheet
901Kb / 18P
   Software Selectable True Bipolar Input, 2-Channel, 12-Bit Plus Sign ADC
logo
Analog Devices
AD7266 AD-AD7266 Datasheet
752Kb / 17P
   Differential Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC
Rev. PrG
AD7321 AD-AD7321_15 Datasheet
886Kb / 37P
   500 kSPS, 2-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com