データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD9381KSTZ-100 データシート(PDF) 8 Page - Analog Devices

部品番号 AD9381KSTZ-100
部品情報  HDMI Display Interface
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD9381KSTZ-100 データシート(HTML) 8 Page - Analog Devices

Back Button AD9381KSTZ-100 Datasheet HTML 4Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 5Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 6Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 7Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 8Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 9Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 10Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 11Page - Analog Devices AD9381KSTZ-100 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 44 page
background image
AD9381
Rev. 0 | Page 8 of 44
Mnemonic
Description
OUTPUTS
HSOUT
Horizontal Sync Output.
A reconstructed and phase-aligned version of the HSYNC input. Both the polarity and duration of this output can
be programmed via serial bus registers. By maintaining alignment with DATACK and Data, data timing with
respect to horizontal sync can always be determined.
VSOUT
Vertical Sync Output.
The separated VSYNC from a composite signal or a direct pass through of the VSYNC signal. The polarity of this
output can be controlled via the serial bus bit (Register 0x24[6]).
O/E FIELD
Odd/Even Field Bit for Interlaced Video. This output identifies whether the current field (in an interlaced signal) is
odd or even. The polarity of this signal is programmable via Register 0x24[4].
SERIAL PORT
SDA
Serial Port Data I/O for Programming AD9381 Registers—I2C Address is 0x98.
SCL
Serial Port Data Clock for Programming AD9381 Registers.
DDCSDA
Serial Port Data I/O for HDCP Communications to Transmitter—I2C Address is 0x74 or 0x76.
DDCSCL
Serial Port Data Clock for HDCP Communications to Transmitter.
PU2
This should be pulled up to 3.3 V through a 10 kΩ resistor.
PU1
This should be pulled up to 3.3 V through a 10 kΩ resistor.
DATA OUTPUTS
Red [7:0]
Data Output, Red Channel.
Green [7:0]
Data Output, Green Channel.
Blue [7:0]
Data Output, Blue Channel.
The main data outputs. Bit 7 is the MSB. The delay from pixel sampling time to output is fixed, but will be
different if the color space converter is used. When the sampling time is changed by adjusting the phase register,
the output timing is shifted as well. The DATACK and HSOUT outputs are also moved, so the timing relationship
among the signals is maintained.
DATA CLOCK OUTPUT
DATACK
Data Clock Output.
This is the main clock output signal used to strobe the output data and HSOUT into external logic. Four possible
output clocks can be selected with Register 0x25[7:6]. These are related to the pixel clock (1/2× pixel clock, 1×
pixel clock, 2× frequency pixel clock, and a 90° phase shifted pixel clock). They are produced either by the
internal PLL clock generator or EXTCLK and are synchronous with the pixel sampling clock. The polarity of
DATACK can also be inverted via Register 0x24[0]. The sampling time of the internal pixel clock can be changed
by adjusting the phase register. When this is changed, the pixel-related DATACK timing is shifted as well. The
DATA, DATACK, and HSOUT outputs are all moved, so the timing relationship among the signals is maintained.
POWER SUPPLY1
VD (3.3 V)
Analog Power Supply.
These pins supply power to the ADCs and terminators. They should be as quiet and filtered as possible.
VDD (1.8 V to 3.3 V)
Digital Output Power Supply.
A large number of output pins (up to 27) switching at high speed (up to 150 MHz) generates many power supply
transients (noise). These supply pins are identified separately from the VD pins so special care can be taken to
minimize output noise transferred into the sensitive analog circuitry. If the AD9381 is interfacing with lower
voltage logic, VDD may be connected to a lower supply voltage (as low as 1.8 V) for compatibility.
PVDD (1.8 V)
Clock Generator Power Supply.
The most sensitive portion of the AD9381 is the clock generation circuitry. These pins provide power to the clock
PLL and help the user design for optimal performance. The designer should provide quiet, noise-free power to
these pins.
DVDD (1.8 V)
Digital Input Power Supply.
This supplies power to the digital logic.
GND
Ground.
The ground return for all circuitry on chip. It is recommended that the AD9381 be assembled on a single solid
ground plane, with careful attention to ground current paths.
1 The supplies should be sequenced such that VD and VDD are never less than 300 mV below DVDD. At no time should DVDD be more than 300 mV greater than VD or VDD.


同様の部品番号 - AD9381KSTZ-100

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9381 AD-AD9381_15 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
More results

同様の説明 - AD9381KSTZ-100

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9398 AD-AD9398_15 Datasheet
886Kb / 44P
   HDMI Display Interface
REV. 0
AD9381 AD-AD9381_15 Datasheet
747Kb / 44P
   HDMI Display Interface
REV. 0
AD9398 AD-AD9398 Datasheet
886Kb / 44P
   HDMI??Display Interface
REV. 0
AD9380 AD-AD9380 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
AD9380 AD-AD9380_15 Datasheet
1Mb / 60P
   Analog/HDMI Dual-Display Interface
REV. 0
AD9393 AD-AD9393 Datasheet
797Kb / 40P
   Low Power HDMI Display Interface
REV. 0
AD9880 AD-AD9880 Datasheet
1Mb / 64P
   Analog/HDMI Dual Display Interface
REV. 0
logo
List of Unclassifed Man...
41727001X2X-3 ETC2-41727001X2X-3 Datasheet
673Kb / 37P
   PC, HDMI, DISPLAY PORT INTERFACE CONTROLLER FOR TFT PANEL
logo
Digital View Ltd
ALR-1920 DIGITALVIEW-ALR-1920 Datasheet
1Mb / 36P
   PC, HDMI, DISPLAY PORT INTERFACE CONTROLLER FOR TFT PANEL
logo
List of Unclassifed Man...
41728001X-3 ETC2-41728001X-3 Datasheet
637Kb / 36P
   PC, HDMI, DISPLAY PORT, SDI INTERFACE CONTROLLER FOR TFT PANEL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com