11 / 39 page
11
FS6131-01
FS6131-01
FS6131-01
FS6131-01
Programmable Line Lock Clock Generator IC
Programmable Line Lock Clock Generator IC
Programmable Line Lock Clock Generator IC
Programmable Line Lock Clock Generator IC
Figure 13: Random Register Write Procedure
A
A
DATA
W A
From bus host
to device
S
REGISTER ADDRESS
P
From device
to bus host
DEVICE ADDRESS
Register Address
Acknowledge
STOP Condition
Data
Acknowledge
Acknowledge
START
Command
WRITE Command
7-bit Receive
Device Address
Figure 14: Random Register Read Procedure
A
R
A
A
A
W
S
REGISTER ADDRESS
P
S
DEVICE ADDRESS
START
Command
WRITE Command
Acknowledge
Register Address
Acknowledge
READ Command
Acknowledge
Data
NO Acknowledge
STOP Condition
From bus host
to device
From device
to bus host
7-bit Receive
Device Address
7-bit Receive
Device Address
DEVICE ADDRESS
DATA
Repeat START
Figure 15: Sequential Register Write Procedure
A
A
A
W
S
P
START
Command
WRITE Command
Acknowledge
Register Address
Acknowledge
Data
Data
Acknowledge
Data
STOP Command
Acknowledge
Acknowledge
From bus host
to device
From device
to bus host
7-bit Receive
Device Address
DEVICE ADDRESS
A
A
REGISTER ADDRESS
DATA
DATA
DATA
Figure 16: Sequential Register Read Procedure
A
W
S
START
Command
WRITE Command
Acknowledge
Register Address
Acknowledge
Data
Acknowledge
Data
STOP Command
Acknowledge
READ Command
NO Acknowledge
From bus host
to device
From device
to bus host
7-bit Receive
Device Address
7-bit Receive
Device Address
DEVICE ADDRESS
A
A
REGISTER ADDRESS
A
R
A P
S
DEVICE ADDRESS
DATA
DATA
Repeat START