データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD8620 データシート(PDF) 9 Page - Analog Devices

部品番号 AD8620
部品情報  14-Bit, 1 MSPS, Differential, Programmable Input PulSAR ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD8620 データシート(HTML) 9 Page - Analog Devices

Back Button AD8620 Datasheet HTML 5Page - Analog Devices AD8620 Datasheet HTML 6Page - Analog Devices AD8620 Datasheet HTML 7Page - Analog Devices AD8620 Datasheet HTML 8Page - Analog Devices AD8620 Datasheet HTML 9Page - Analog Devices AD8620 Datasheet HTML 10Page - Analog Devices AD8620 Datasheet HTML 11Page - Analog Devices AD8620 Datasheet HTML 12Page - Analog Devices AD8620 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
AD7952
Rev. 0 | Page 9 of 32
Pin No.
Mnemonic
Type1
Description
13
D2 or
DI/O
In parallel mode, this output is used as Bit 2 of the parallel port data output bus.
EXT/INT
Serial Data Clock Source Select. In serial mode, this input is used to select the internally generated
(master) or external (slave) serial data clock for the AD7952 output data.
When EXT/INT = low (master mode), the internal serial data clock is selected on SDCLK output.
When EXT/INT = high (slave mode), the output data is synchronized to an external clock signal (gated
by CS) connected to the SDCLK input.
14
D3 or
DI/O
In parallel mode, this output is used as Bit 3 of the parallel port data output bus.
INVSYNC
Serial Data Invert Sync Select. In serial master mode (SER/PAR = high, EXT/INT = low), this input is
used to select the active state of the SYNC signal.
When INVSYNC = low, SYNC is active high.
When INVSYNC = high, SYNC is active low.
15
D4 or
DI/O
In parallel mode, this output is used as Bit 4 of the parallel port data output bus.
INVSCLK
In all serial modes, invert SDCLK/SCCLK select. This input is used to invert both SDCLK and SCCLK.
When INVSCLK = low, the rising edge of SDCLK/SCCLK are used.
When INVSCLK = high, the falling edge of SDCLK/SCCLK are used.
16
D5 or
DI/O
In parallel mode, this output is used as Bit 5 of the parallel port data output bus.
RDC or
Serial Data Read During Convert. In serial master mode (SER/PAR = high, EXT/INT = low), RDC is
used to select the read mode. Refer to the Master Serial Interface section.
When RDC = low, the current result is read after conversion. Note the maximum throughput is
not attainable in this mode.
When RDC = high, the previous conversion result is read during the current conversion.
SDIN
Serial Data In. In serial slave mode (SER/PAR = high, EXT/INT = high), SDIN can be used as a data input
to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data
level on SDIN is output on SDOUT with a delay of 16 SDCLK periods after the initiation of the read sequence.
17
OGND
P
Input/Output Interface Digital Power Ground. Ground reference point for digital outputs. Should
be connected to the system digital ground ideally at the same potential as AGND and DGND.
18
OVDD
P
Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host
interface 2.5 V, 3 V, or 5 V and decoupled with 10 μF and 100 nF capacitors.
19
DVDD
P
Digital Power. Nominally at 4.75 V to 5.25 V and decoupled with 10 μF and 100 nF capacitors. Can
be supplied from AVDD.
20
DGND
P
Digital Power Ground. Ground reference point for digital outputs. Should be connected to system
digital ground ideally at the same potential as AGND and OGND.
21
D6 or
DO
In parallel mode, this output is used as Bit 6 of the parallel port data output bus.
SDOUT
Serial Data Output. In all serial modes, this pin is used as the serial data output synchronized to SDCLK.
Conversion results are stored in an on-chip register. The AD7952 provides the conversion result,
MSB first, from its internal shift register. The data format is determined by the logic level of OB/2C.
When EXT/INT = low (master mode), SDOUT is valid on both edges of SDCLK.
When EXT/INT = high (slave mode):
When INVSCLK = low, SDOUT is updated on SDCLK rising edge.
When INVSCLK = high, SDOUT is updated on SDCLK falling edge.
22
D7 or
DI/O
In parallel mode, this output is used as Bit 7 of the parallel port data output bus.
SDCLK
Serial Data Clock. In all serial modes, this pin is used as the serial data clock input or output,
dependent on the logic state of the EXT/INT pin. The active edge where the data SDOUT is
updated depends on the logic state of the INVSCLK pin.
23
D8 or
DO
In parallel mode, this output is used as Bit 8 of the parallel port data output bus.
SYNC
Serial Data Frame Synchronization. In serial master mode (SER/PAR = high, EXT/INT= low), this
output is used as a digital output frame synchronization for use with the internal data clock.
When a read sequence is initiated and INVSYNC = low, SYNC is driven high and remains high while
the SDOUT output is valid.
When a read sequence is initiated and INVSYNC = high, SYNC is driven low and remains low while
the SDOUT output is valid.


同様の部品番号 - AD8620

メーカー部品番号データシート部品情報
logo
Analog Devices
AD8620 AD-AD8620 Datasheet
414Kb / 20P
   Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier
REV. D
AD8620 AD-AD8620 Datasheet
1,004Kb / 24P
   Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier
Rev. E
AD8620AR AD-AD8620AR Datasheet
414Kb / 20P
   Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier
REV. D
AD8620AR AD-AD8620AR Datasheet
1,004Kb / 24P
   Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier
Rev. E
AD8620AR-REEL AD-AD8620AR-REEL Datasheet
414Kb / 20P
   Precision, Very Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifier
REV. D
More results

同様の説明 - AD8620

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7952 AD-AD7952_15 Datasheet
544Kb / 32P
   14-Bit, 1 MSPS, Differential, Programmable Input PulSAR
REV. A
AD7952 AD-AD7952_17 Datasheet
606Kb / 33P
   1 MSPS, Differential, Programmable Input PulSAR ADC
AD7951 AD-AD7951 Datasheet
761Kb / 33P
   14-Bit, 1 MSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
AD7951BSTZ AD-AD7951BSTZ Datasheet
518Kb / 32P
   14-Bit, 1 MSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
REV. A
AD7951 AD-AD7951_15 Datasheet
518Kb / 32P
   14-Bit, 1 MSPS, Unipolar/Bipolar Programmable Input PulSAR
REV. A
AD7626 AD-AD7626_09 Datasheet
1Mb / 28P
   16-Bit, 10 MSPS, PulSAR Differential ADC
REV. 0
AD7626 AD-AD7626_17 Datasheet
1Mb / 30P
   16-Bit, 10 MSPS, PulSAR Differential ADC
AD7960 AD-AD7960 Datasheet
814Kb / 24P
   18-Bit, 5 MSPS PulSAR Differential ADC
REV. 0
AD7626 AD-AD7626_10 Datasheet
1Mb / 28P
   16-Bit, 10 MSPS, PulSAR Differential ADC
REV. A
AD7625BCPZ AD-AD7625BCPZ Datasheet
673Kb / 24P
   16-Bit, 6 MSPS, PulSAR Differential ADC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com