データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CAT24C02TDIT3 データシート(PDF) 4 Page - Catalyst Semiconductor

部品番号 CAT24C02TDIT3
部品情報  1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CATALYST [Catalyst Semiconductor]
ホームページ  http://www.catalyst-semiconductor.com
Logo CATALYST - Catalyst Semiconductor

CAT24C02TDIT3 データシート(HTML) 4 Page - Catalyst Semiconductor

  CAT24C02TDIT3 Datasheet HTML 1Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 2Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 3Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 4Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 5Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 6Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 7Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 8Page - Catalyst Semiconductor CAT24C02TDIT3 Datasheet HTML 9Page - Catalyst Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
CAT24C01/02/04/08/16
4
Doc. No. 1115, Rev. C
© 2006 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
POWER-ON RESET (POR)
Each CAT24Cxx* incorporates Power-On Reset (POR)
circuitry which protects the internal logic against
powering up in the wrong state.
A CAT24Cxx device will power up into Standby mode
after VCC exceeds the POR trigger level and will power
down into Reset mode when VCC drops below the POR
trigger level. This bi-directional POR feature protects
the device against ‘brown-out’ failure following a
temporary loss of power.
* For common features, the CAT24C01/02/04/08/16 will be refered
to as CAT24Cxx
PIN DESCRIPTION
SCL: The Serial Clock input pin accepts the Serial Clock
generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this
pin is open drain. Data is acquired on the positive edge,
and is delivered on the negative edge of SCL.
A0, A1 and A2: The Address inputs set the device ad-
dress when cascading multiple devices. When not driven,
these pins are pulled LOW internally.
WP: The Write Protect input pin inhibits all write opera-
tions, when pulled HIGH. When not driven, this pin is
pulled LOW internally.
FUNCTIONAL DESCRIPTION
The CAT24Cxx supports the Inter-Integrated Circuit (I2C)
Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by
a Master device, which generates the serial clock and
all START and STOP conditions. The CAT24Cxx acts
as a Slave device. Master and Slave alternate as either
transmitter or receiver.
I2C BUS PROTOCOL
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull-up
resistors. Master and Slave devices connect to the 2-
wire bus via their respective SCL and SDA pins. The
transmitting device pulls down the SDA line to ‘transmit’
a ‘0’ and releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while
SCL is HIGH will be interpreted as a START or STOP
condition (Figure 1). The START condition precedes all
commands. It consists of a HIGH to LOW transition on
SDA while SCL is HIGH. The START acts as a ‘wake-up’
call to all receivers. Absent a START, a Slave will not
respond to commands. The STOP condition completes
all commands. It consists of a LOW to HIGH transition
on SDA while SCL is HIGH.
Device Addressing
The Master initiates data transfer by creating a START
condition on the bus. The Master then broadcasts an
8-bit serial Slave address. For normal Read/Write opera-
tions, the first 4 bits of the Slave address are fixed at
1010 (Ah). The next 3 bits are used as programmable
address bits when cascading multiple devices and/or as
internal address bits. The last bit of the slave address,
R/W, specifies whether a Read (1) or Write (0) operation
is to be performed. The 3 address space extension bits
are assigned as illustrated in Figure 2. A2, A1 and A0
must match the state of the external address pins, and
a10, a9 and a8 are internal address bits.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA
line during the 9th clock cycle (Figure 3). The Slave will
also acknowledge the address byte and every data byte
presented in Write mode. In Read mode the Slave shifts
out a data byte, and then releases the SDA line during
the 9th clock cycle. As long as the Master acknowledges
the data, the Slave will continue transmitting. The Master
terminates the session by not acknowledging the last
data byte (NoACK) and by issuing a STOP condition.
Bus timing is illustrated in Figure 4.


同様の部品番号 - CAT24C02TDIT3

メーカー部品番号データシート部品情報
logo
ON Semiconductor
CAT24C02TDI-GT3 ONSEMI-CAT24C02TDI-GT3 Datasheet
177Kb / 16P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
March, 2010 ??Rev. 11
CAT24C02TDI-GT3 ONSEMI-CAT24C02TDI-GT3 Datasheet
237Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM PDIP?? L SUFFIX
February, 2013 ??Rev. 26
CAT24C02TDI-GT3 ONSEMI-CAT24C02TDI-GT3 Datasheet
211Kb / 11P
   EEPROM Serial 16-Kb I2C
May, 2018 ??Rev. 2
CAT24C02TDI-GT3A ONSEMI-CAT24C02TDI-GT3A Datasheet
177Kb / 16P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
March, 2010 ??Rev. 11
CAT24C02TDI-GT3A ONSEMI-CAT24C02TDI-GT3A Datasheet
237Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM PDIP?? L SUFFIX
February, 2013 ??Rev. 26
More results

同様の説明 - CAT24C02TDIT3

メーカー部品番号データシート部品情報
logo
ON Semiconductor
CAT24C01LI-G ONSEMI-CAT24C01LI-G Datasheet
237Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
July, 2013 ??Rev. 27
CAT24C04WI-GT3JN ONSEMI-CAT24C04WI-GT3JN Datasheet
232Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
July, 2013 ??Rev. 27
CAT24C01 ONSEMI-CAT24C01 Datasheet
177Kb / 16P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
March, 2010 ??Rev. 11
CAT24C01 ONSEMI-CAT24C01_16 Datasheet
182Kb / 23P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
November, 2016 ??Rev. 31
CAT24C01 ONSEMI-CAT24C01_12 Datasheet
215Kb / 20P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
September, 2012 ??Rev. 22
CAT24C04WI ONSEMI-CAT24C04WI Datasheet
232Kb / 21P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
July, 2013 ??Rev. 27
CAV24C02 ONSEMI-CAV24C02 Datasheet
151Kb / 11P
   2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
April, 2011 ??Rev. 1
CAV24C02YE-GT3 ONSEMI-CAV24C02YE-GT3 Datasheet
148Kb / 11P
   2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
May, 2011 ??Rev. 2
CAV24C02 ONSEMI-CAV24C02_15 Datasheet
122Kb / 15P
   2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
November, 2015 ??Rev. 4
N24C02 ONSEMI-N24C02 Datasheet
95Kb / 10P
   2-Kb, 4-Kb, 8-Kb and 16-Kb I2C CMOS Serial EEPROM
June, 2016 ??Rev. 1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com