データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

NBSG14MNR2 データシート(PDF) 1 Page - ON Semiconductor

部品番号 NBSG14MNR2
部品情報  2.5V/3.3V SiGe Differential 1:4 Clock/Data Driver with RSECL Outputs
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

NBSG14MNR2 データシート(HTML) 1 Page - ON Semiconductor

  NBSG14MNR2 Datasheet HTML 1Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 2Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 3Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 4Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 5Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 6Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 7Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 8Page - ON Semiconductor NBSG14MNR2 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 13 page
background image
© Semiconductor Components Industries, LLC, 2006
July, 2006 − Rev. 9
1
Publication Order Number:
NBSG14/D
NBSG14
2.5V/3.3VSiGe Differential
1:4 Clock/Data Driver with
RSECL* Outputs
*Reduced Swing ECL
Description
The NBSG14 is a 1−to−4 clock/data distribution chip, optimized for
ultra−low skew and jitter.
Inputs incorporate internal 50
W termination resistors and accept
NECL (Negative ECL), PECL (Positive ECL), LVTTL, LVCMOS,
CML, or LVDS. Outputs are RSECL (Reduced Swing ECL), 400 mV.
Features
Maximum Input Clock Frequency up to 12 GHz Typical
Maximum Input Data Rate up to 12 Gb/s Typical
30 ps Typical Rise and Fall Times
125 ps Typical Propagation Delay
RSPECL Output with Operating Range: VCC = 2.375 V to 3.465 V
with VEE = 0 V
RSNECL Output with RSNECL or NECL Inputs with
Operating Range: VCC = 0 V with VEE = −2.375 V to −3.465 V
RSECL Output Level (400 mV Peak−to−Peak Output),
Differential Output
50 W Internal Input Termination Resistors
Compatible with Existing 2.5 V/3.3 V LVEP, EP, and LVEL Devices
Pb−Free Packages are Available
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb−Free Package
FCBGA−16
BA SUFFIX
CASE 489
MARKING DIAGRAMS*
QFN−16
MN SUFFIX
CASE 485G
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 11 of this data sheet.
ORDERING INFORMATION
(Note: Microdot may be in either location)
SG
14
ALYW
16
SG14
ALYW
G
G
1


同様の部品番号 - NBSG14MNR2

メーカー部品番号データシート部品情報
logo
ON Semiconductor
NBSG14MNR2 ONSEMI-NBSG14MNR2 Datasheet
354Kb / 12P
   2.5V/3.3V SiGe Differential 1:4 Clock/Data Driver with RSECL Outputs
August, 2003 ??Rev. 7
NBSG14MNR2G ONSEMI-NBSG14MNR2G Datasheet
397Kb / 12P
   SiGe Differential 1:4 Clock/Data Driver
June, 2014 ??Rev. 17
More results

同様の説明 - NBSG14MNR2

メーカー部品番号データシート部品情報
logo
ON Semiconductor
NBSG14 ONSEMI-NBSG14 Datasheet
354Kb / 12P
   2.5V/3.3V SiGe Differential 1:4 Clock/Data Driver with RSECL Outputs
August, 2003 ??Rev. 7
NBSG111 ONSEMI-NBSG111 Datasheet
174Kb / 11P
   2.5V/3.3V SiGe Differential 1:10 Clock/Data Driver with RSECL Outputs
January, 2007 ??Rev. 8
NBSG11 ONSEMI-NBSG11 Datasheet
81Kb / 10P
   2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL* Outputs
April, 2003 - Rev. 6
NBSG11 ONSEMI-NBSG11_06 Datasheet
117Kb / 12P
   2.5V/3.3V SiGe 1:2 Differential Clock Driver with RSECL Outputs
July, 2006 ??Rev. 8
NBSG16 ONSEMI-NBSG16 Datasheet
138Kb / 12P
   2.5V/3.3V SiGe Differential Receiver/Driver with RSECL Outputs
July, 2006 ??Rev. 14
NBSG14 ONSEMI-NBSG14_14 Datasheet
397Kb / 12P
   SiGe Differential 1:4 Clock/Data Driver
June, 2014 ??Rev. 17
NBSG16BA ONSEMI-NBSG16BA Datasheet
104Kb / 10P
   2.5V/3.3V SiGe Differential Receiver/Driver with RSECLOutputs
May, 2003 - Rev. 12
NB7VQ58M ONSEMI-NB7VQ58M Datasheet
1Mb / 9P
   1.8V / 2.5V / 3.3V Differential 2:1 Clock/Data Multiplexer / Translator with CML Outputs
August, 2009 ??Rev. 0
NB7L111M ONSEMI-NB7L111M Datasheet
256Kb / 13P
   2.5V / 3.3V, 6.125Gb/s 1:10 Differential Clock/Data Driver with CML Output
January, 2006 ??Rev. 1
NB7L14M ONSEMI-NB7L14M Datasheet
230Kb / 11P
   2.5V/3.3VDifferential 1:4 Clock/Data Fanout Buffer/Translator with CML Outputs and Internal Termination
January, 2006 ??Rev. 1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com