データシートサーチシステム |
|
NBSG111BA データシート(PDF) 3 Page - ON Semiconductor |
|
NBSG111BA データシート(HTML) 3 Page - ON Semiconductor |
3 / 11 page NBSG111 http://onsemi.com 3 Table 1. PIN DESCRIPTION Pin Name I/O Description A1,A7,G1,G7,C2,E6 VEE − Negative Supply Voltage. All VEE Pins Must be Externally Con- nected to Power Supply to Guarantee Proper Operation. F3,D4,B5 VCC − Positive Supply Voltage. All VCC Pins Must be Externally Connected to Power Supply to Guarantee Proper Operation. B2 VMM − LVCMOS Reference Voltage Output (VCC − VEE) / 2. F6 VBB − ECL Reference Voltage Output E4 VTCLK0 − Internal 50 W Termination Pin for CLK0. See Table 4. (Note 1) F4 CLK0 ECL, CML, LVCMOS, LVDS, LVTTL Input Noninverted Differential Input CLK0. Internal 75 kW to VEE. E5 VTCLK0 − Internal 50 W Termination Pin for CLK0. See Table 4. (Note 1) F5 CLK0 ECL, CML, LVCMOS, LVDS, LVTTL Input Inverted Differential Input CLK0. Internal 75 kW to VEE and 36.5 kW to VCC. C4 VTCLK1 − Internal 50 W Termination Pin 1. See Table 4. (Note 1) B4 CLK1 ECL, CML, LVCMOS, LVDS, LVTTL Input Noninverted Differential Input CLK1. Internal 75 kW to VEE. C3 VTCLK1 − Internal 50 W Termination Pin for CLK1. See Table 4. (Note 1) B3 CLK1 ECL, CML, LVCMOS, LVDS, LVTTL Input Inverted Differential Input CLK1. Internal 75 kW to VEE and 36.5 kW to VCC. B1,D1,F1,G3,G5,F7, D7,B7,A5,A3 Q[0:9] RSECL Output Noninverted Differential Outputs [0:9]. Typically Terminated with 50 W to VTT = VCC − 1.5 V C1,E1,G2,G4,G6,E7, C7,A6,A4,A2 Q[0:9] RSECL Output Inverted Differential Outputs [0:9]. Typically Terminated with 50 W to VTT = VCC − 1.5 V D5 VTSEL − Internal 50 W Termination Pin for SEL. See Table 4. (Note 1) D6 SEL ECL, CML, LVCMOS, LVDS, LVTTL Input Noninverted Differential Select Logic Input. Internal 75 kW to VEE. C5 VTSEL − Internal 50 W Termination Pin for SEL. See Table 4. (Note 1) C6 SEL ECL, CML, LVCMOS, LVDS, LVTTL Input Inverted Differential Select Logic Input. Internal 75 kW to VEE and 36.5 kW to VCC. D3 VTEN − Internal 50 W Termination Pin for EN. See Table 4. (Note 1) D2 EN ECL, CML, LVCMOS, LVDS, LVTTL Input Noninverted Differential Output Enable Pin. Internal 75 kW to VEE. E3 VTEN − Internal 50 W termination Pin for EN. See Table 4. (Note 1) E2 EN ECL, CML, LVCMOS, LVDS, LVTTL Input Inverted Differential Output Enable Pin. Internal 75 kW to VEE and 36.5 kW to VCC. F2,B6 NC − No Connect. The NC Pins are Electrically Connected to the Die and ”MUST BE” Left Open. 1. In the differential configuration when the input termination pins (VTCLK, VTDCLK) are connected to a common termination voltage and if no signal is applied, then the device will be susceptible to self−oscillation. |
同様の部品番号 - NBSG111BA |
|
同様の説明 - NBSG111BA |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |