データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CA3338AM データシート(PDF) 5 Page - Intersil Corporation

部品番号 CA3338AM
部品情報  CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  INTERSIL [Intersil Corporation]
ホームページ  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CA3338AM データシート(HTML) 5 Page - Intersil Corporation

  CA3338AM Datasheet HTML 1Page - Intersil Corporation CA3338AM Datasheet HTML 2Page - Intersil Corporation CA3338AM Datasheet HTML 3Page - Intersil Corporation CA3338AM Datasheet HTML 4Page - Intersil Corporation CA3338AM Datasheet HTML 5Page - Intersil Corporation CA3338AM Datasheet HTML 6Page - Intersil Corporation CA3338AM Datasheet HTML 7Page - Intersil Corporation CA3338AM Datasheet HTML 8Page - Intersil Corporation CA3338AM Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
5
CA3338, CA3338A
Digital Signal Path
The digital inputs (LE, COMP, and D0 - D7) are of TTL
compatible HCT High Speed CMOS design: the loading is
essentially capacitive and the logic threshold is typically
1.5V.
The 8 data bits, D0 (weighted 20) through D7 (weighted 27),
are applied to Exclusive OR gates (see Functional Diagram).
The COMP (data complement) control provides the second
input to the gates: if COMP is high, the data bits will be
inverted as they pass through.
The input data and the LE (latch enable) signals are next
applied to a level shifter. The inputs, operating between the
levels of VDD and VSS, are shifted to operate between VDD
and VEE. VEE optionally at ground or at a negative voltage,
will be discussed under bipolar operation. All further logic
elements except the output drivers operate from the VDD
and VEE supplies.
The upper 3 bits of data, D5 through D7, are input to a 3-to-7
line bar graph encoder. The encoder outputs and D0 through
D4 are applied to a feedthrough latch, which is controlled by
LE (latch enable).
Latch Operation
Data is fed from input to output while LE is low: LE should be
tied low for non-clocked operation.
Non-clocked operation or changing data while LE is low is
not recommended for applications requiring low output
“glitch” energy: there is no guarantee of the simultaneous
changing of input data or the equal propagation delay of all
bits through the converter. Several parameters are given if
the converter is to be used in either of these modes: tD2
gives the delay from the input changing to the output
changing (10%), while tSU2 and tH give the set up and hold
times (referred to LE rising edge) needed to latch data. See
Figures 1 and 2.
Clocked operation is needed for low “glitch” energy use. Data
must meet the given tSU1 set up time to the LE falling edge,
and the tH hold time from the LE rising edge. The delay to
the output changing, tD1, is now referred to the LE falling
edge.
There is no need for a square wave LE clock; LE must only
meet the minimum tW pulse width for successful latch
operation. Generally, output timing (desired accuracy of
settling) sets the upper limit of usable clock frequency.
Output Structure
The latches feed data to a row of high current CMOS drivers,
which in turn feed a modified R2R ladder network.
The “N” channel (pull down) transistor of each driver plus the
bottom “2R” resistor are returned to VREF- this is the (-) full-
scale reference. The “P” channel (pull up) transistor of each
driver is returned to VREF+, the (+) full-scale reference.
In unipolar operation, VREF- would typically be returned to
analog ground, but may be raised above ground (see
specifications). There is substantial code dependent current
that flows from VREF+ to VREF- (see VREF+ input current in
specifications), so VREF- should have a low impedance path
to ground.
Pin Descriptions
PIN
NAME
DESCRIPTION
1
D7
Most Significant Bit
2
D6
Input
3D5
Data
4D4
Bits
5
D3
(High = True)
6D2
7D1
8VSS
Digital Ground
9D
0
Least Significant Bit. Input Data Bit
10
VEE
Analog Ground
11
VREF- Reference Voltage Negative Input
12
VOUT
Analog Output
13
VREF+ Reference Voltage Positive Input
14
COMP
Data Complement Control input. Active High
15
LE
Latch Enable Input. Active Low
16
V
DD
Digital Power Supply, +5V
INPUT DATA
LATCH
tSU1
tSU2
tW
tH
ENABLE
LATCHED
LATCHED
DATA
FEEDTHROUGH
FIGURE 1. DATA TO LATCH ENABLE TIMING
tD1
tD2
tr
tS
1/
2 LSB
1/
2 LSB
90%
10%
INPUT
LATCH
ENABLE
OUTPUT
VOLTAGE
DATA
FIGURE 2. DATA AND LATCH ENABLE TO OUTPUT TIMING


同様の部品番号 - CA3338AM

メーカー部品番号データシート部品情報
logo
Intersil Corporation
CA3338AM INTERSIL-CA3338AM Datasheet
59Kb / 7P
   CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters
August 1997
logo
Renesas Technology Corp
CA3338AM RENESAS-CA3338AM Datasheet
509Kb / 10P
   CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters
CA3338AMZ RENESAS-CA3338AMZ Datasheet
509Kb / 10P
   CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters
More results

同様の説明 - CA3338AM

メーカー部品番号データシート部品情報
logo
Intersil Corporation
CA3338 INTERSIL-CA3338 Datasheet
59Kb / 7P
   CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters
August 1997
logo
Renesas Technology Corp
CA3338 RENESAS-CA3338 Datasheet
509Kb / 10P
   CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters
logo
Intersil Corporation
HI3338 INTERSIL-HI3338 Datasheet
60Kb / 8P
   8-Bit, CMOS R2R D/A Converter
August 1997
logo
Renesas Technology Corp
HI3338 RENESAS-HI3338 Datasheet
491Kb / 9P
   8-Bit, CMOS R2R D/A Converter
logo
Intersil Corporation
HI3338 INTERSIL-HI3338_04 Datasheet
267Kb / 9P
   8-Bit, CMOS R2R D/A Converter
logo
ELAN Microelectronics C...
EM19100 EMC-EM19100 Datasheet
104Kb / 6P
   8-BIT 20 MSPS VIDEO A/D CONVERTER (CMOS)
logo
Intersil Corporation
CA3318 INTERSIL-CA3318 Datasheet
86Kb / 12P
   CMOS Video Speed, 8-Bit, Flash A/D Converter
August 1997
CA3318 INTERSIL-CA3318_02 Datasheet
282Kb / 12P
   CMOS Video Speed, 8-Bit, Flash A/D Converter
HI2302 INTERSIL-HI2302 Datasheet
167Kb / 16P
   8-Bit, 50 MSPS, Video A/D Converter with Clamp Function
November 1997
logo
NXP Semiconductors
ADC0803 PHILIPS-ADC0803 Datasheet
187Kb / 18P
   CMOS 8-bit A/D converters
2002 Oct 17
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com