データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ISL5314 データシート(PDF) 3 Page - Intersil Corporation

部品番号 ISL5314
部品情報  Direct Digital Synthesizer
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  INTERSIL [Intersil Corporation]
ホームページ  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL5314 データシート(HTML) 3 Page - Intersil Corporation

  ISL5314 Datasheet HTML 1Page - Intersil Corporation ISL5314 Datasheet HTML 2Page - Intersil Corporation ISL5314 Datasheet HTML 3Page - Intersil Corporation ISL5314 Datasheet HTML 4Page - Intersil Corporation ISL5314 Datasheet HTML 5Page - Intersil Corporation ISL5314 Datasheet HTML 6Page - Intersil Corporation ISL5314 Datasheet HTML 7Page - Intersil Corporation ISL5314 Datasheet HTML 8Page - Intersil Corporation ISL5314 Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
3
Functional Description
The ISL5314 is an NCO with an integrated 14-bit DAC
designed to run in excess of 125MSPS. The NCO is a 16-bit
output design, which is rounded to fourteen bits for input to the
DAC. The frequency control is the sum of a 48-bit center
frequency word, a 48-bit offset frequency word, and a 40-bit
serially loaded tuning word. The three components are added
modulo 48 bits with the alignment shown in Table 1. Each of the
three terms can be zeroed independently (via the
microprocessor interface for the center and serial frequency
registers and via the ENOFR pin for the offset frequency term).
Frequency Generation
The output frequency of the part is determined by the
summation of three registers:
fOUT = fCLK x ((CF + OF +SF) mod (2
48))/ (248),
where CF is the center frequency register, OF is the offset
frequency register, SF is the serial frequency register and
fCLK is the DDS clock rate.
With a 125MSPS clock rate, the center frequency can be
programmed to
(125 x 106)/(248) = 0.4 µHz resolution.
The addition of the frequency control words can be interpreted
as two’s complement if convenient. For example, if the center
frequency is set to 4000...00h and the offset frequency set to
C000..00h, the programmed center frequency would be fCLK/4
and the programmed offset frequency -fCLK/4. The sum would
be 10000..00h, but because only the lower 48 bits are retained,
the effective frequency would be 0. In reality, frequencies above
8000...00h alias below fCLK/2 (the output of the part is real), so
the MSB is only provided as a convenience for two’s
complement calculations.
The frequency control of the NCO is the change in phase per
clock period or d
φ/dt. This is integrated by the phase
accumulator to obtain frequency. The most significant 24 bits
of phase are then mapped to 16 bits of amplitude in a sine
look-up table function. The range of d
φ/dt is 0–1 with 1
equaling 360 degrees or (2 x pi) per clock period. The phase
accumulator output is also 0–1 with 1 equaling 360 degrees.
The operations are modulo 48 bits because the MSB (bit 47)
aligns with the most significant address bit of the sine ROM
and the ROM contains one cycle of a sinusoid. The MSB is
weighted at 180 degrees. Full scale is 360 degrees minus
one LSB and the phase then rolls over to 0 degrees for the
next cycle of the sinusoid.
The DDS can be clocked with either a sinusoidal or a square
wave. Refer to the digital inputs VIH and VIL values in the
electrical specifications table.
Parallel Interface
The processor interface is an 8-bit parallel write only
interface. The interface consists of eight data bits (C7:C0),
four address pins (A3:A0), a write strobe (WR), and a write
enable (WE). The interface is a master/slave type. The
processor interface loads a set of master registers. The
contents of the master set of registers is then transferred to a
slave set of registers by asserting a pin (UPDATE). This
allows all of the bits of the frequency control to be updated
simultaneously.
The rate which the user writes (WR) to these registers does not
have to be the same rate as the DDS clock rate (the rate of the
NCO and DAC; pin CLK). It is expected that most applications
will have a slower register write rate than the DDS clock rate. It
takes one WR cycle at the write rate for each register that is
written and another eleven CLK cycles at the DDS rate to write
and obtain a new output, assuming that the UPDATE pin is
always active. If the UPDATE pin is not active until after the new
word has been written, it takes fourteen CLK cycles, rather than
eleven. For cases which require the output to be updated with
all of the new frequency information present, it is necessary that
the UPDATE be inactive until after all of the new frequency word
has been written to the device. See the Timing Diagrams for
more information. The parallel registers can be written at a rate
of CLK/2, such that updated control words can be pipelined. If
the application does not require all registers to be written, then
the output frequency can be changed more quickly. For
example, if only 32 bits of frequency information are needed
and it is desired that the output be updated all at once, then it
takes four WR cycles, then the assertion low of the UPDATE
pin, plus another fourteen CLK cycles at the DDS rate to write
and update a new frequency.
The timing is the same whether writing to the center or offset
frequency registers. For faster frequency update, consider the
ENOFR (Enable Offset Frequency Register) option. Once the
values have been written to the center and offset frequency
registers, the user can enable and disable the offset frequency
register, which is added to the center frequency value when
enabled. The ENOFR pin has a latency of fourteen CLK
cycles, but simplifies the interface because the only pin that
has to be toggled is the ENOFR pin. See the FSK explanation
for more information.
Serial Interface
A serial interface is provided for loading a tuning frequency.
This interface can be asynchronous to the master clock of the
part. When the tuning word has been shifted into the part, it is
loaded into a holding register by the serial interface clock,
SCLK. This loading triggers a synchronization circuit to transfer
the data to a slave register synchronous with the master clock.
A minimum of eleven serial clocks (at minimum serial word size
of eight) are necessary to complete the transfer to the slave
register. Another twelve DDS CLK cycles are necessary before
the output of the DDS reflects the new frequency.
Serial loading latency = ((8 x N + 3) x SCLK)+ 12 x fCLK,
ISL5314


同様の部品番号 - ISL5314

メーカー部品番号データシート部品情報
logo
Intersil Corporation
ISL5314 INTERSIL-ISL5314 Datasheet
284Kb / 17P
   Direct Digital Synthesizer
logo
Renesas Technology Corp
ISL5314 RENESAS-ISL5314 Datasheet
729Kb / 17P
   Direct Digital Synthesizer
logo
Intersil Corporation
ISL5314EVAL2 INTERSIL-ISL5314EVAL2 Datasheet
284Kb / 17P
   Direct Digital Synthesizer
logo
Renesas Technology Corp
ISL5314EVAL2 RENESAS-ISL5314EVAL2 Datasheet
729Kb / 17P
   Direct Digital Synthesizer
logo
Intersil Corporation
ISL5314INZ INTERSIL-ISL5314INZ Datasheet
284Kb / 17P
   Direct Digital Synthesizer
More results

同様の説明 - ISL5314

メーカー部品番号データシート部品情報
logo
Analog Devices
AD9831 AD-AD9831_15 Datasheet
540Kb / 16P
   DIRECT DIGITAL SYNTHESIZER
REV. B
AD9830 AD-AD9830_15 Datasheet
446Kb / 16P
   DIRECT DIGITAL SYNTHESIZER
REV. B
logo
Intersil Corporation
ISL5314 INTERSIL-ISL5314 Datasheet
284Kb / 17P
   Direct Digital Synthesizer
logo
Renesas Technology Corp
ISL5314 RENESAS-ISL5314 Datasheet
729Kb / 17P
   Direct Digital Synthesizer
logo
Analog Devices
AD9859 AD-AD9859_17 Datasheet
522Kb / 24P
   CMOS Direct Digital Synthesizer
AD9910 AD-AD9910_16 Datasheet
1Mb / 64P
   CMOS Direct Digital Synthesizer
logo
Intersil Corporation
HSP45314 INTERSIL-HSP45314 Datasheet
118Kb / 14P
   CommLinkTM Direct Digital Synthesizer
HSP45314 INTERSIL-HSP45314_01 Datasheet
332Kb / 14P
   CommLinkTM Direct Digital Synthesizer
logo
Analog Devices
AD9913 AD-AD9913_17 Datasheet
723Kb / 32P
   CMOS Direct Digital Synthesizer
logo
Renesas Technology Corp
HSP45314 RENESAS-HSP45314 Datasheet
1Mb / 14P
   CommLinkTM Direct Digital Synthesizer
Jan 2001
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com