データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

X1227V8I-4.5A データシート(PDF) 11 Page - Intersil Corporation

部品番号 X1227V8I-4.5A
部品情報  2-Wire??RTC Real TimeClock/Calendar/ CPU Supervisor with EEPROM
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  INTERSIL [Intersil Corporation]
ホームページ  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X1227V8I-4.5A データシート(HTML) 11 Page - Intersil Corporation

Back Button X1227V8I-4.5A Datasheet HTML 7Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 8Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 9Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 10Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 11Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 12Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 13Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 14Page - Intersil Corporation X1227V8I-4.5A Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
11
FN8099.2
May 8, 2006
reads or writes, once reaching the end of a section, will
wrap around to the start of the section. A read or write
can begin at any address in the CCR.
It is not necessary to set the RWEL bit prior to writing
the status register. Section 5 supports a single byte
read or write only. Continued reads or writes from this
section terminates the operation.
The state of the CCR can be read by performing a ran-
dom read at any address in the CCR at any time. This
returns the contents of that register location. Additional
registers are read by performing a sequential read.
The read instruction latches all Clock registers into a
buffer, so an update of the clock does not change the
time being read. A sequential read of the CCR will not
result in the output of data from the memory array. At
the end of a read, the master supplies a stop condition
to end the operation and free the bus. After a read of
the CCR, the address remains at the previous address
+1 so the user can execute a current address read of
the CCR and continue reading the next Register.
ALARM REGISTERS
There are two alarm registers whose contents mimic the
contents of the RTC register, but add enable bits and
exclude the 24 hour time selection bit. The enable bits
specify which registers to use in the comparison between
the Alarm and Real Time Registers. For example:
– Setting the Enable Month bit (EMOn*) bit in combi-
nation with other enable bits and a specific alarm
time, the user can establish an alarm that triggers at
the same time once a year.
– *n = 0 for Alarm 0: N = 1 for Alarm 1
Table 1. Clock/Control Memory Map
Addr.
Type
Reg
Name
Bit
Range
76
5
4
3
2
1
0 (optional)
003F
Status
SR
BAT
AL1
AL0
0
0
RWEL
WEL
RTCF
01h
0037
RTC (SRAM)
Y2K
0
0
Y2K21
Y2K20
Y2K13
0
0
Y2K10
19/20
20h
0036
DW
0
0
0
0
0
DY2
DY1
DY0
0-6
00h
0035
YR
Y23
Y22
Y21
Y20
Y13
Y12
Y11
Y10
0-99
00h
0034
MO
0
0
0
G20
G13
G12
G11
G10
1-12
00h
0033
DT
0
0
D21
D20
D13
D12
D11
D10
1-31
00h
0032
HR
MIL
0
H21
H20
H13
H12
H11
H10
0-23
00h
0031
MN
0
M22
M21
M20
M13
M12
M11
M10
0-59
00h
0030
SC
0
S22
S21
S20
S13
S12
S11
S10
0-59
00h
0013
Control
(EEPROM)
DTR
0
0
0
0
0
DTR2
DTR1
DTR0
00h
0012
ATR
0
0
ATR5
ATR4
ATR3
ATR2
ATR1
ATR0
00h
0011
INT
Unused
0010
BL
BP2
BP1
BP0
WD1
WD0
0
0
0
18h
000F
Alarm1
(EEPROM)
Y2K1
0
0
A1Y2K21
A1Y2K20
A1Y2K13
0
0
A1Y2K10
19/20
20h
000E
DWA1
EDW1
0
0
0
0
DY2
DY1
DY0
0-6
00h
000D
YRA1
Unused - Default = RTC Year value (No EEPROM) - Future expansion
000C
MOA1
EMO1
0
0
A1G20
A1G13
A1G12
A1G11
A1G10
1-12
00h
000B
DTA1
EDT1
0
A1D21
A1D20
A1D13
A1D12
A1D11
A1D10
1-31
00h
000A
HRA1
EHR1
0
A1H21
A1H20
A1H13
A1H12
A1H11
A1H10
0-23
00h
0009
MNA1
EMN1
A1M22
A1M21
A1M20
A1M13
A1M12
A1M11
A1M10
0-59
00h
0008
SCA1
ESC1
A1S22
A1S21
A1S20
A1S13
A1S12
A1S11
A1S10
0-59
00h
0007
Alarm0
(EEPROM)
Y2K0
0
0
A0Y2K21
A0Y2K20
A0Y2K13
0
0
A0Y2K10
19/20
20h
0006
DWA0
EDW0
0
0
0
0
DY2
DY1
DY0
0-6
00h
0005
YRA0
Unused - Default = RTC Year value (No EEPROM) - Future expansion
0004
MOA0
EMO0
0
0
A0G20
A0G13
A0G12
A0G11
A0G10
1-12
00h
0003
DTA0
EDT0
0
A0D21
A0D20
A0D13
A0D12
A0D11
A0D10
1-31
00h
0002
HRA0
EHR0
0
A0H21
A0H20
A0H13
A0H12
A0H11
A0H10
0-23
00h
0001
MNA0
EMN0
A0M22
A0M21
A0M20
A0M13
A0M12
A0M11
A0M10
0-59
00h
0000
SCA0
ESC0
A0S22
A0S21
A0S20
A0S13
A0S12
A0S11
A0S10
0-59
00h
X1227


同様の部品番号 - X1227V8I-4.5A

メーカー部品番号データシート部品情報
logo
Xicor Inc.
X1227V8I-4.5A XICOR-X1227V8I-4.5A Datasheet
442Kb / 28P
   Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Intersil Corporation
X1227V8I-4.5A INTERSIL-X1227V8I-4.5A Datasheet
422Kb / 28P
   2-Wire RTC Real TimeClock/Calendar/CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1227V8I-4.5A RENESAS-X1227V8I-4.5A Datasheet
1Mb / 28P
   2-Wire??RTC Real TimeClock/Calendar/CPU Supervisor with EEPROM
More results

同様の説明 - X1227V8I-4.5A

メーカー部品番号データシート部品情報
logo
Intersil Corporation
X1227 INTERSIL-X1227 Datasheet
422Kb / 28P
   2-Wire RTC Real TimeClock/Calendar/CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1227 RENESAS-X1227 Datasheet
1Mb / 28P
   2-Wire??RTC Real TimeClock/Calendar/CPU Supervisor with EEPROM
logo
Intersil Corporation
X1288 INTERSIL-X1288 Datasheet
428Kb / 27P
   2-Wire??RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1288 RENESAS-X1288 Datasheet
1Mb / 27P
   2-Wire??RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Xicor Inc.
X1288 XICOR-X1288 Datasheet
560Kb / 31P
   2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Renesas Technology Corp
X1286 RENESAS-X1286 Datasheet
1Mb / 25P
   2-Wire??RTC, 256k (32k x 8) Real Time Clock/Calendar/CPU Supervisor with EEPROM
X1228 RENESAS-X1228 Datasheet
1Mb / 29P
   4K (512 x 8), 2-Wire ??RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Xicor Inc.
X1228 XICOR-X1228 Datasheet
569Kb / 31P
   Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Intersil Corporation
X1228 INTERSIL-X1228 Datasheet
430Kb / 29P
   Real Time Clock/Calendar/CPU Supervisor with EEPROM
logo
Xicor Inc.
X1227 XICOR-X1227 Datasheet
442Kb / 28P
   Real Time Clock/Calendar/CPU Supervisor with EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com