データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74AUP1G74 データシート(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部品番号 SN74AUP1G74
部品情報  LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

SN74AUP1G74 データシート(HTML) 3 Page - Texas Instruments

  SN74AUP1G74 Datasheet HTML 1Page - Texas Instruments SN74AUP1G74 Datasheet HTML 2Page - Texas Instruments SN74AUP1G74 Datasheet HTML 3Page - Texas Instruments SN74AUP1G74 Datasheet HTML 4Page - Texas Instruments SN74AUP1G74 Datasheet HTML 5Page - Texas Instruments SN74AUP1G74 Datasheet HTML 6Page - Texas Instruments SN74AUP1G74 Datasheet HTML 7Page - Texas Instruments SN74AUP1G74 Datasheet HTML 8Page - Texas Instruments SN74AUP1G74 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
www.ti.com
TG
C
C
TG
C
C
TG
C
C
C
TG
C
C
CLR
CLK
D
PRE
Q
Q
C
6
2
7
3
5
1
Absolute Maximum Ratings
(1)
SN74AUP1G74
LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCES644A – MARCH 2006 – REVISED SEPTEMBER 2006
LOGIC DIAGRAM (POSITIVE LOGIC)
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
VCC
Supply voltage range
–0.5
4.6
V
VI
Input voltage range(2)
–0.5
4.6
V
VO
Voltage range applied to any output in the high-impedance or power-off state(2)
–0.5
4.6
V
VO
Output voltage range in the high or low state(2)
–0.5
VCC + 0.5
V
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current
VO < 0
–50
mA
IO
Continuous output current
±20
mA
Continuous current through VCC or GND
±50
mA
DCT package
220
θ
JA
Package thermal impedance(3)
DCU package
227
°C/W
YEP/YZP package
102
Tstg
Storage temperature range
–65
150
°C
(1)
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3)
The package thermal impedance is calculated in accordance with JESD 51-7.
3
Submit Documentation Feedback


同様の部品番号 - SN74AUP1G74

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74AUP1G74 TI-SN74AUP1G74 Datasheet
981Kb / 24P
[Old version datasheet]   LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUP1G74DCTR TI-SN74AUP1G74DCTR Datasheet
981Kb / 24P
[Old version datasheet]   LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUP1G74DCUR TI-SN74AUP1G74DCUR Datasheet
981Kb / 24P
[Old version datasheet]   LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUP1G74DCUR TI1-SN74AUP1G74DCUR Datasheet
1Mb / 31P
[Old version datasheet]   Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop
SN74AUP1G74DCURG4 TI-SN74AUP1G74DCURG4 Datasheet
981Kb / 24P
[Old version datasheet]   LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results

同様の説明 - SN74AUP1G74

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74LVC2G74 TI1-SN74LVC2G74_18 Datasheet
1Mb / 25P
[Old version datasheet]   Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset
SN74AUP1G74 TI-SN74AUP1G74_10 Datasheet
981Kb / 24P
[Old version datasheet]   LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74 TI-SN74LVC2G74 Datasheet
355Kb / 15P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC1G74 TI-SN74AUC1G74 Datasheet
266Kb / 12P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-EP TI1-SN74LVC2G74-EP Datasheet
451Kb / 12P
[Old version datasheet]   SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74 TI-SN74LVC2G74_08 Datasheet
440Kb / 14P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-EP TI1-SN74LVC2G74-EP_15 Datasheet
753Kb / 12P
[Old version datasheet]   SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-Q1 TI1-SN74LVC2G74-Q1_15 Datasheet
770Kb / 14P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
logo
Unisonic Technologies
U74LVC1G74 UTC-U74LVC1G74 Datasheet
185Kb / 7P
   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
SN74LVC2G74 TI-SN74LVC2G74_09 Datasheet
540Kb / 16P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com