データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74AUP1G74YZPR データシート(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
部品番号 SN74AUP1G74YZPR
部品情報  LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

SN74AUP1G74YZPR データシート(HTML) 1 Page - Texas Instruments

  SN74AUP1G74YZPR Datasheet HTML 1Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 2Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 3Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 4Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 5Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 6Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 7Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 8Page - Texas Instruments SN74AUP1G74YZPR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 17 page
background image
www.ti.com
FEATURES
CLR
3
2
5
8
1
CLK
VCC
D
GND
DCT PACKAGE
(TOP VIEW)
YEP OR YZP PACKAGE
(BOTTOM VIEW)
DCU PACKAGE
(TOP VIEW)
3
2
4
5
1
CLK
VCC
PRE
D
GND
D
GND
VCC
Q
Q
See mechanical drawings for dimensions.
2
5
3
4
8
Q
CLR
Q
Q
PRE
Q
4
6
7
6
7
8
6
1
7
CLK
CLR
PRE
DESCRIPTION/ORDERING INFORMATION
SN74AUP1G74
LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCES644A – MARCH 2006 – REVISED SEPTEMBER 2006
Available in the Texas Instruments
Optimized for 3.3-V Operation
NanoStar™ and NanoFree™ Packages
3.6-V I/O Tolerant to Support Mixed-Mode
Low Static-Power Consumption:
Signal Operation
I
CC = 0.9 µA Max
t
pd = 4.3 ns Max at 3.3 V
Low Dynamic-Power Consumption:
Suitable for Point-to-Point Applications
C
pd = 4.3 pF Typ at 3.3 V
Latch-Up Performance Exceeds 100 mA Per
Low Input Capacitance: C
i = 1.5 pF Typ
JESD 78, Class II
Low Noise – Overshoot and Undershoot
ESD Performance Tested Per JESD 22
<10% of V
CC
– 2000-V Human-Body Model
I
off Supports Partial-Power-Down Mode
(A114-B, Class II)
Operation
– 200-V Machine Model (A115-A)
Schmitt-Trigger Action Allows Slow Input
– 1000-V Charged-Device Model (C101)
Transition and Better Switching Noise
ESD Protection Exceeds
±5000 V With
Immunity at the Input (V
hys = 250 mV Typ at
Human-Body Model
3.3 V)
Wide Operating V
CC Range of 0.8 V to 3.6 V
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable
applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range
of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal
integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).
ORDERING INFORMATION
TA
PACKAGE(1)
ORDERABLE PART NUMBER
TOP-SIDE MARKING(2)
NanoStar™ – WCSP (DSBGA)
Reel of 3000
SN74AUP1G74YEPR
0.23-mm Large Bump – YEP
_ _ _HS_
NanoFree™ – WCSP (DSBGA)
Reel of 3000
SN74AUP1G74YZPR
–40
°C to 85°C
0.23-mm Large Bump – YZP (Pb-free)
SSOP – DCT
Reel of 3000
SN74AUP1G74DCTR
H74_ _ _
VSSOP – DCU
Reel of 3000
SN74AUP1G74DCUR
H74_
(1)
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2)
DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.
DCU: The actual top-side marking has one additional character that designates the assembly/test site.
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb,
• = Pb-free).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoStar, NanoFree are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright © 2006, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


同様の部品番号 - SN74AUP1G74YZPR

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74AUP1G74YZPR TI-SN74AUP1G74YZPR Datasheet
981Kb / 24P
[Old version datasheet]   LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUP1G74YZPR TI1-SN74AUP1G74YZPR Datasheet
1Mb / 31P
[Old version datasheet]   Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop
More results

同様の説明 - SN74AUP1G74YZPR

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74LVC2G74 TI1-SN74LVC2G74_18 Datasheet
1Mb / 25P
[Old version datasheet]   Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset
SN74AUP1G74 TI-SN74AUP1G74_10 Datasheet
981Kb / 24P
[Old version datasheet]   LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74 TI-SN74LVC2G74 Datasheet
355Kb / 15P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC1G74 TI-SN74AUC1G74 Datasheet
266Kb / 12P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-EP TI1-SN74LVC2G74-EP Datasheet
451Kb / 12P
[Old version datasheet]   SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74 TI-SN74LVC2G74_08 Datasheet
440Kb / 14P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-EP TI1-SN74LVC2G74-EP_15 Datasheet
753Kb / 12P
[Old version datasheet]   SINGLE POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC2G74-Q1 TI1-SN74LVC2G74-Q1_15 Datasheet
770Kb / 14P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
logo
Unisonic Technologies
U74LVC1G74 UTC-U74LVC1G74 Datasheet
185Kb / 7P
   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
SN74LVC2G74 TI-SN74LVC2G74_09 Datasheet
540Kb / 16P
[Old version datasheet]   SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com