データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STK11C68-CF45 データシート(PDF) 8 Page - Simtek Corporation

部品番号 STK11C68-CF45
部品情報  8Kx8 SoftStore nvSRAM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SIMTEK [Simtek Corporation]
ホームページ  http://www.simtek.com
Logo SIMTEK - Simtek Corporation

STK11C68-CF45 データシート(HTML) 8 Page - Simtek Corporation

Back Button STK11C68-CF45 Datasheet HTML 4Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 5Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 6Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 7Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 8Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 9Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 10Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 11Page - Simtek Corporation STK11C68-CF45 Datasheet HTML 12Page - Simtek Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
8
February, 2007
Document Control #ML0007 Rev 0.3
STK11C68 (SMD5962–92324)
The STK11C68 is a versatile memory chip that pro-
vides several modes of operation. The STK11C68
can operate as a standard 8K x 8 SRAM. It has an
8K x 8 Nonvolatile Elements shadow to which the
SRAM
information can be copied or from which the
SRAM
can be updated in nonvolatile mode.
NOISE CONSIDERATIONS
Note that the STK11C68 is a high-speed memory
and so must have a high-frequency bypass capaci-
tor of approximately 0.1
μF connected between Vcc
and Vss, using leads and traces that are as short as
possible. As with all high-speed CMOS ICs, normal
careful routing of power, ground and signals will help
prevent noise problems.
SRAM READ
The STK11C68 performs a READ cycle whenever E
and G are low and W is high. The address specified
on pins A
0-12 determines which of the 8,192 data
bytes will be accessed. When the READ is initiated
by an address transition, the outputs will be valid
after a delay of t
AVQV (READ cycle #1). If the READ is
initiated by E or G, the outputs will be valid at t
ELQV or
at t
GLQV, whichever is later (READ cycle #2). The data
outputs will repeatedly respond to address changes
within the t
AVQV access time without the need for tran-
sitions on any control input pins, and will remain valid
until another address change or until E or G is
brought high.
SRAM WRITE
A WRITE cycle is performed whenever E and W are
low. The address inputs must be stable prior to
entering the WRITE cycle and must remain stable
until either E or W goes high at the end of the cycle.
The data on the common I/O pins DQ
0-7 will be writ-
ten into the memory if it is valid t
DVWH before the end
of a W controlled WRITE or t
DVEH before the end of an
E controlled WRITE.
It is recommended that G be kept high during the
entire WRITE cycle to avoid data bus contention on
the common I/O lines. If G is left low, internal circuitry
will turn off the output buffers t
WLQZ after W goes low.
SOFTWARE NONVOLATILE STORE
The STK11C68 software STORE cycle is initiated by
executing sequential READ cycles from six specific
address locations. During the STORE cycle an erase
of the previous nonvolatile data is first performed,
followed by a program of the nonvolatile elements.
The program operation copies the SRAM data into
nonvolatile memory. Once a STORE cycle is initi-
ated, further input and output are disabled until the
cycle is completed.
Because a sequence of READs from specific
addresses is used for STORE initiation, it is impor-
tant that no other READ or WRITE accesses inter-
vene in the sequence or the sequence will be
aborted and no STORE or RECALL will take place.
To initiate the software STORE cycle, the following
READ
sequence must be performed:
1.
Read address
0000 (hex)
Valid READ
2.
Read address
1555 (hex)
Valid READ
3.
Read address
0AAA (hex)
Valid READ
4.
Read address
1FFF (hex)
Valid READ
5.
Read address
10F0 (hex)
Valid READ
6.
Read address
0F0F (hex)
Initiate STORE cycle
The software sequence must be clocked with E con-
trolled READs.
Once the sixth address in the sequence has been
entered, the STORE cycle will commence and the
chip will be disabled. It is important that READ cycles
and not WRITE cycles be used in the sequence,
although it is not necessary that G be low for the
sequence to be valid. After the t
STORE cycle time has
been fulfilled, the SRAM will again be activated for
READ
and WRITE operation.
SOFTWARE NONVOLATILE RECALL
A software RECALL cycle is initiated with a sequence
of READ operations in a manner similar to the soft-
ware STORE initiation. To initiate the RECALL cycle,
the following sequence of READ operations must be
performed:
1.
Read address
0000 (hex)
Valid READ
2.
Read address
1555 (hex)
Valid READ
3.
Read address
0AAA (hex)
Valid READ
4.
Read address
1FFF (hex)
Valid READ
5.
Read address
10F0 (hex)
Valid READ
6.
Read address
0F0E (hex)
Initiate RECALL cycle
DEVICE OPERATION


同様の部品番号 - STK11C68-CF45

メーカー部品番号データシート部品情報
logo
List of Unclassifed Man...
STK11C68-C20 ETC-STK11C68-C20 Datasheet
58Kb / 10P
   8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK11C68-C20I ETC-STK11C68-C20I Datasheet
58Kb / 10P
   8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK11C68-C25 ETC-STK11C68-C25 Datasheet
58Kb / 10P
   8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK11C68-C25I ETC-STK11C68-C25I Datasheet
58Kb / 10P
   8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
STK11C68-C35 ETC-STK11C68-C35 Datasheet
58Kb / 10P
   8K x 8 nvSRAM QuantumTrap??CMOS Nonvolatile Static RAM
More results

同様の説明 - STK11C68-CF45

メーカー部品番号データシート部品情報
logo
Simtek Corporation
STK11C88 SIMTEK-STK11C88 Datasheet
386Kb / 14P
   32Kx8 SoftStore nvSRAM
STK12C68 SIMTEK-STK12C68 Datasheet
524Kb / 20P
   8Kx8 AutoStore nvSRAM
STK11C88 SIMTEK-STK11C88_08 Datasheet
368Kb / 16P
   32Kx8 SoftStore nvSRAM
logo
Texas Instruments
BQ4822Y TI-BQ4822Y Datasheet
104Kb / 16P
[Old version datasheet]   RTC Module With 8Kx8 NVSRAM
logo
Simtek Corporation
U631H256 SIMTEK-U631H256 Datasheet
246Kb / 13P
   SoftStore 32K x 8 nvSRAM
logo
List of Unclassifed Man...
U631H64 ETC-U631H64 Datasheet
194Kb / 12P
   SoftStore 8K x 8 nvSRAM
U631H16 ETC-U631H16 Datasheet
275Kb / 12P
   SOFTSTORE 2K X 8 NVSRAM
U631H256 ETC1-U631H256 Datasheet
140Kb / 13P
   SoftStore 32K x 8 nvSRAM
logo
Simtek Corporation
U631H64 SIMTEK-U631H64 Datasheet
131Kb / 13P
   SoftStore 8K x 8 nvSRAM
U631H256XS SIMTEK-U631H256XS Datasheet
225Kb / 15P
   SoftStore 32K x 8 nvSRAM Die
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com