データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CDCE949 データシート(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
部品番号 CDCE949
部品情報  Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CDCE949 データシート(HTML) 2 Page - Texas Instruments

  CDCE949 Datasheet HTML 1Page - Texas Instruments CDCE949 Datasheet HTML 2Page - Texas Instruments CDCE949 Datasheet HTML 3Page - Texas Instruments CDCE949 Datasheet HTML 4Page - Texas Instruments CDCE949 Datasheet HTML 5Page - Texas Instruments CDCE949 Datasheet HTML 6Page - Texas Instruments CDCE949 Datasheet HTML 7Page - Texas Instruments CDCE949 Datasheet HTML 8Page - Texas Instruments CDCE949 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 21 page
background image
www.ti.com
DESCRIPTION
CDCE913
CDCEL913
SCAS849A – JUNE 2007 – REVISED AUGUST 2007
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
The CDCE913 and CDCEL913 are modular PLL-based low-cost, high-performance, programmable clock
synthesizers, multipliers, and dividers. They generate up to 3 output clocks from a single input frequency. Each
output can be programmed in-system for any clock frequency up to 230 MHz, using the integrated configurable
PLL.
The CDCx913 has separate output supply pins, VDDOUT, which is 1.8 V for CDCEL913 and 2.5 V to 3.3 V for
CDCE913.
The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load
capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF.
Additionally, an on-chip VCXO is selectable which allows synchronization of the output frequency to an external
control signal, i.e. PWM signal.
The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, BlueTooth,
Ethernet, GPS) or interface (USB, IEEE1394, Memory Stick) clocks from e.g., a 27-MHz reference input
frequency.
The PLL supports SSC (spread-spectrum clocking). SSC can be center-spread or down-spread clocking which is
a common technique to reduce electro-magnetic interference (EMI).
Based on the PLL frequency and the divider settings, the internal loop filter components are automatically
adjusted to achieve high stability and optimized jitter transfer characteristic.
The device supports non-volatile EEPROM programming for ease customization of the device to the application.
It is preset to a factory default configuration (see the DEFAULT DEVICE CONFIGURATION section). It can be
re-programmed to a different application configuration before PCB assembly, or re-programmed by in-system
programming. All device settings are programmable through SDA/SCL bus, a 2-wire serial interface.
Three programmable control inputs, S0, S1 and S2, can be used to select different frequencies, or change SSC
setting for lowering EMI, or other control features like, outputs disable to low, outputs 3-state, power down, PLL
bypass etc).
The CDCx913 operates in a 1.8-V environment. It is characterized for operation from –40
°C to 85°C
Terminal Functions for CDCE913, CDCEL913
TERMINAL
I/O
DESCRIPTION
NAME
PIN TSSOP14
Y1–Y3
11, 9, 8
O
LVCMOS outputs
Xin/CLK
1
I
Crystal oscillator input or LVCMOS clock Input (selectable via SDA/SCL bus)
Xout
14
O
Crystal oscillator output (leave open or pullup when not used)
VCtrl
4
I
VCXO control voltage (leave open or pullup when not used)
VDD
3
Power
1.8-V power supply for the device
CDCEL913: 1.8-V supply for all outputs
VDDOUT
6, 7
Power
CDCE913: 3.3-V or 2.5-V supply for all outputs
GND
5, 10
Ground
Ground
S0
2
I
User-programmable control input S0; LVCMOS inputs; internal pullup 500k
SDA: bidirectional serial data input/output (default configuration), LVCMOS internal
SDA/S1
13
I/O or I
pullup; or
S1: user-programmable control input; LVCMOS inputs; internal pullup 500k
SCL: serial clock input LVCMOS (default configuration), internal pullup 500k or
SCL/S2
12
I
S2: user-programmable control input; LVCMOS inputs; internal pullup 500k
2
Submit Documentation Feedback
Copyright © 2007, Texas Instruments Incorporated
Product Folder Link(s): CDCE913 CDCEL913


同様の部品番号 - CDCE949

メーカー部品番号データシート部品情報
logo
Texas Instruments
CDCE949 TI-CDCE949 Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCE949 TI-CDCE949 Datasheet
522Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCE949-Q1 TI1-CDCE949-Q1 Datasheet
717Kb / 32P
[Old version datasheet]   PROGRAMMABLE 4-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-,V and 3.3-V LVCMOS OUTPUTS
CDCE949PW TI-CDCE949PW Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCE949PW TI-CDCE949PW Datasheet
522Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
More results

同様の説明 - CDCE949

メーカー部品番号データシート部品情報
logo
Texas Instruments
CDCE913 TI-CDCE913_1 Datasheet
515Kb / 23P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI1-CDCE913_12 Datasheet
681Kb / 26P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCEL913-Q1 TI1-CDCEL913-Q1 Datasheet
662Kb / 26P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE913 TI-CDCE913_10 Datasheet
460Kb / 25P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE937 TI-CDCE937_10 Datasheet
481Kb / 30P
[Old version datasheet]   Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs
CDCE937-Q1 TI1-CDCE937-Q1 Datasheet
688Kb / 30P
[Old version datasheet]   PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V, AND 3.3-V LVCMOS OUTPUTS
CDCE925 TI-CDCE925 Datasheet
485Kb / 27P
[Old version datasheet]   PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS
CDCE949-Q1 TI1-CDCE949-Q1 Datasheet
717Kb / 32P
[Old version datasheet]   PROGRAMMABLE 4-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-,V and 3.3-V LVCMOS OUTPUTS
CDCE813-Q1 TI1-CDCE813-Q1 Datasheet
1Mb / 29P
[Old version datasheet]   Programmable 1-PLL Clock Synthesizer and Jitter Cleaner With 2.5-V and 3.3-V Outputs
CDCE813-Q1_1904 TI1-CDCE813-Q1_1904 Datasheet
1Mb / 34P
[Old version datasheet]   Programmable 1-PLL Clock Synthesizer and Jitter Cle With 2.5-V and 3.3-V Outputs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com