データシートサーチシステム |
|
SI8512-B-GM データシート(PDF) 11 Page - Silicon Laboratories |
|
SI8512-B-GM データシート(HTML) 11 Page - Silicon Laboratories |
11 / 24 page Si85xx Preliminary Rev. 0.1 11 Figure 10. Full-Bridge Timing Example B 3.2.2. Selecting Reset Timing Signals Reset timing signals should be chosen to meet the following conditions: Satisfy reset time tR Not overlap integrator reset into the desired measurement period Not violate reset watchdog timeout period tWD 3.2.3. Configuring Integrator Reset Per Section “2. Functional Overview”, the integrator must be reset (zeroed) prior to the start of each measurement cycle to achieve specified measurement accuracy. This reset must be synchronized with the system switch timing signals to ensure current is measured during the appropriate time, so the Si85xx integrator reset circuitry uses system timing as its reference. Timing signals connect to reset inputs R1 through R4 where built-in logic functions allow the user to choose the conditions that cause an integrator reset event. Important note: reset inputs R1–R4 are rated to a maximum input voltage of VDD. External resistor dividers must be used when connecting driver output signals to R1–R4 that swing beyond VDD. R1 R3 R2 R4 MEASURE OUT1 OUT2 MEASURE RESET tR RESET tR |
同様の部品番号 - SI8512-B-GM |
|
同様の説明 - SI8512-B-GM |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |