データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74AUC74RGYRG4 データシート(PDF) 2 Page - Texas Instruments

部品番号 SN74AUC74RGYRG4
部品情報  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

SN74AUC74RGYRG4 データシート(HTML) 2 Page - Texas Instruments

  SN74AUC74RGYRG4 Datasheet HTML 1Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 2Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 3Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 4Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 5Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 6Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 7Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 8Page - Texas Instruments SN74AUC74RGYRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
www.ti.com
TG
C
C
TG
C
C
TG
C
C
C
TG
C
C
PRE
CLK
D
CLR
Q
Q
C
Absolute Maximum Ratings
(1)
SN74AUC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCES483A – AUGUST 2003 – REVISED MARCH 2005
LOGIC DIAGRAM, EACH FLIP-FLOP (POSITIVE LOGIC)
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
VCC
Supply voltage range
–0.5
3.6
V
VI
Input voltage range(2)
–0.5
3.6
V
VO
Voltage range applied to any output in the high-impedance or power-off state(2)
–0.5
3.6
V
VO
Output voltage range(2)
–0.5
VCC + 0.5
V
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current
VO < 0
–50
mA
IO
Continuous output current
±20
mA
Continuous current through VCC or GND
±100
mA
θ
JA
Package thermal impedance(3)
47
°C/W
Tstg
Storage temperature range
–65
150
°C
(1)
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3)
The package thermal impedance is calculated in accordance with JESD 51-5.
2


同様の部品番号 - SN74AUC74RGYRG4

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74AUC74RGYRG4 TI-SN74AUC74RGYRG4 Datasheet
549Kb / 12P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUC74RGYRG4 TI-SN74AUC74RGYRG4 Datasheet
389Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results

同様の説明 - SN74AUC74RGYRG4

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74HC74-Q1 TI1-SN74HC74-Q1_15 Datasheet
828Kb / 14P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074 TI-74ACT11074 Datasheet
81Kb / 5P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74HC74-EP TI1-SN74HC74-EP Datasheet
600Kb / 12P
[Old version datasheet]   DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74AC11074 TI-74AC11074 Datasheet
92Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
REVISED APRIL 1996
logo
Fairchild Semiconductor
DM74AS74 FAIRCHILD-DM74AS74 Datasheet
69Kb / 7P
   Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
logo
Texas Instruments
SN74LVC74 TI-SN74LVC74 Datasheet
84Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-EP TI1-SN74LVC74A-EP Datasheet
550Kb / 13P
[Old version datasheet]   DUAL POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-Q1 TI1-SN74LVC74A-Q1 Datasheet
222Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ACT74-EP TI1-SN74ACT74-EP Datasheet
285Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ALVC74 TI-SN74ALVC74 Datasheet
127Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com