データシートサーチシステム |
|
74LVC1G80GV データシート(PDF) 8 Page - NXP Semiconductors |
|
74LVC1G80GV データシート(HTML) 8 Page - NXP Semiconductors |
8 / 16 page 74LVC1G80_8 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 08 — 29 August 2007 8 of 16 NXP Semiconductors 74LVC1G80 Single D-type flip-flop; positive-edge trigger PD =CPD × VCC2 × fi × N+ ∑(CL × VCC2 × fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; VCC = supply voltage in V; N = number of inputs switching; ∑(CL × VCC2 × fo) = sum of outputs. 12. Waveforms Measurement points are given in Table 9. VOL and VOH are typical output voltage levels that occur with the output. Fig 7. Clock (CP) to output (Q) propagation delay times mna652 CP input Q output tPLH tPHL VM VM VOH VI GND D input VI GND VOL VM VM Measurement points are given in Table 9. VOL and VOH are typical output voltage levels that occur with the output. The shaded areas indicate when the input is permitted to change for predictable output performance. Fig 8. Clock (CP) to output (Q) propagation delay times, clock pulse width, D to set-up times, the CP to D hold times and maximum clock pulse frequency mna653 th tsu(L) th tPLH tW tPHL tsu(H) 1/fmax VM VM VM VI GND VI GND CP input D input VOH VOL Q output |
同様の部品番号 - 74LVC1G80GV |
|
同様の説明 - 74LVC1G80GV |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |