データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD708JN データシート(PDF) 11 Page - Analog Devices

部品番号 AD708JN
部品情報  Ultralow Offset Voltage Dual Op Amp
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD708JN データシート(HTML) 11 Page - Analog Devices

Back Button AD708JN Datasheet HTML 7Page - Analog Devices AD708JN Datasheet HTML 8Page - Analog Devices AD708JN Datasheet HTML 9Page - Analog Devices AD708JN Datasheet HTML 10Page - Analog Devices AD708JN Datasheet HTML 11Page - Analog Devices AD708JN Datasheet HTML 12Page - Analog Devices AD708JN Datasheet HTML 13Page - Analog Devices AD708JN Datasheet HTML 14Page - Analog Devices AD708JN Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
AD708
Rev. C | Page 11 of 16
OPERATION WITH A GAIN OF −100
To show the outstanding dc precision of the AD708 in a real
application, Table 3 shows an error budget calculation for a gain
of −100. This configuration is shown in Figure 28.
Table 3.
Error Sources
Maximum Error Contribution
AV = 100 (S Grade)
(Full Scale: VOUT = 10 V, VIN = 100 mV)
VOS
30 μV/100 mV
= 300 ppm
IOS
(100 kΩ)(1 nA)/10 V
= 10 ppm
Gain (2 kΩ Load)
10 V/(5 × 106)/100 mV
= 20 ppm
Noise
0.35 mV/100 mV
= 4 ppm
VOS Drift
(0.3 mV/°C)/100 mV
= 3 ppm/°C
Total Unadjusted
Error
@ 25°C
= 334 ppm > 11 bits
−55°C to +125°C
= 634 ppm > 10 bits
With Offset
Calibrated Out
@ 25°C
= 34 ppm > 14 bits
−55°C to +125°C
= 334 ppm > 11 bits
1/2
AD708
VOUT
VIN
+
100kΩ
1kΩ
1kΩ
2
3
7
4
6
0.1µF
0.1µF
+VS
–VS
Figure 28. Gain of −100 Configuration
This error budget assumes no error in the resistor ratio and no
error from power supply variation (the 120 dB minimum PSRR
of the AD708S makes this a good assumption). The external
resistors can cause gain error from mismatch and drift over
temperature.
HIGH PRECISION PROGRAMMABLE GAIN
AMPLIFIER
The three op amp programmable gain amplifier shown in
Figure 29 takes advantage of the outstanding matching
characteristics of the AD708 to achieve high dc precision.
S1
S2
A0
A1
S3
S4
S8
S7
+VS
–VS
S6
S5
AD7502
OUT
1–4
OUT
5–8
1/2
AD708
VINA
1/2
AD708
VINB
10kΩ
100Ω
10kΩ
10kΩ
1kΩ
10kΩ
10kΩ
10kΩ
10kΩ
AD707
10kΩ
10kΩ
9.9kΩ
RA
9.9kΩ
RB
Figure 29. Precision PGA
The gains of the circuit are controlled by the select lines, A0 and
A1, of the AD7502 multiplexer, and are 1, 10, 100, and 1000 in
this design.
The input stage attains very high dc precision due to the 30 μV
maximum offset voltage match of the AD708S and the 1 nA
maximum input bias current match. The accuracy is main-
tained over temperature because of the ultralow drift
performance of the AD708.
To achieve 0.1% gain accuracy, along with high common-mode
rejection, the circuit should be trimmed.
To maximize common-mode rejection
1.
Set the select lines for gain = 1 and ground VINB.
2.
Apply a precision dc voltage to VINA and trim RA until
VO = −VINA to the required precision.
3.
Connect VINB to VINA and apply an input voltage equal to
the full-scale common mode expected.
4.
Trim RB until V
B
O
= 0 V.
To minimize gain errors
1.
Select gain = 10 with the control lines and apply a
differential input voltage.
2.
Adjust the 100 Ω potentiometer to VO = 10 VIN
(adjust VIN magnitude as necessary).
3.
Repeat Step 1 and Step 2 for gain = 100 and gain = 1000,
adjusting the 1 kΩ and 10 kΩ potentiometers, respectively.
The design shown in Figure 29 should allow for 0.1% gain
accuracy and 0.1 μV/V common-mode rejection when ±1%
resistors and ±5% potentiometers are used.


同様の部品番号 - AD708JN

メーカー部品番号データシート部品情報
logo
Analog Devices
AD708JN AD-AD708JN Datasheet
415Kb / 8P
   Ultralow Offset Voltage Dual Op Amp
REV. B
AD708JN AD-AD708JN Datasheet
415Kb / 8P
   Ultralow Offset Voltage Dual Op Amp
REV. B
More results

同様の説明 - AD708JN

メーカー部品番号データシート部品情報
logo
Analog Devices
AMPAD708 AD-AMPAD708 Datasheet
415Kb / 8P
   Ultralow Offset Voltage Dual Op Amp
REV. B
AD708 AD-AD708 Datasheet
415Kb / 8P
   Ultralow Offset Voltage Dual Op Amp
REV. B
AD708 AD-AD708_15 Datasheet
352Kb / 16P
   Ultralow Offset Voltage Dual Op Amp
REV. C
AD8599 AD-AD8599 Datasheet
449Kb / 16P
   Dual Ultralow Distortion, Ultralow Noise Op Amp
REV. 0
AD647 AD-AD647 Datasheet
378Kb / 6P
   Ultralow Drift, Dual BiFET Op Amp
REV. A
AD647 AD-AD647_15 Datasheet
385Kb / 6P
   Ultralow Drift, Dual BiFET Op Amp
REV. A
OP07 AD-OP07 Datasheet
448Kb / 10P
   Ultralow Offset Voltage Dual Operational Amplifier
AD707 AD-AD707_15 Datasheet
329Kb / 8P
   Ultralow Drift Op Amp
REV. B
AD797 AD-AD797 Datasheet
406Kb / 16P
   Ultralow Distortion, Ultralow Noise Op Amp
REV. C
AD707CH AD-AD707CH Datasheet
268Kb / 8P
   Ultralow Drift Op Amp
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com