データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CD54HCT173 データシート(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部品番号 CD54HCT173
部品情報  High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CD54HCT173 データシート(HTML) 4 Page - Texas Instruments

  CD54HCT173 Datasheet HTML 1Page - Texas Instruments CD54HCT173 Datasheet HTML 2Page - Texas Instruments CD54HCT173 Datasheet HTML 3Page - Texas Instruments CD54HCT173 Datasheet HTML 4Page - Texas Instruments CD54HCT173 Datasheet HTML 5Page - Texas Instruments CD54HCT173 Datasheet HTML 6Page - Texas Instruments CD54HCT173 Datasheet HTML 7Page - Texas Instruments CD54HCT173 Datasheet HTML 8Page - Texas Instruments CD54HCT173 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
4
Absolute Maximum Ratings
Thermal Information
DC Supply Voltage, VCC . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, IIK
For VI < -0.5V or VI > VCC + 0.5V . . . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, IOK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Source or Sink Current per Output Pin, IO
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±70mA
Operating Conditions
Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . . -55
oC to 125oC
Supply Voltage Range, VCC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to VCC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
Package Thermal Impedance,
θJA (see Note 2):
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67oC/W
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73oC/W
NS (SOP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64οC/W
PW (TSSOP) Package . . . . . . . . . . . . . . . . . . . . . . . . . 108oC/W
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
2. The package thermal impedance is calculated in accordance with JESD 51-7.
DC Electrical Specifications
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC (V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
VI (V)
IO (mA)
MIN
TYP
MAX
MIN
MAX
MIN
MAX
HC TYPES
High Level Input
Voltage
VIH
-
-
2
1.5
-
-
1.5
-
1.5
-
V
4.5
3.15
-
-
3.15
-
3.15
-
V
6
4.2
-
-
4.2
-
4.2
-
V
Low Level Input
Voltage
VIL
-
-
2
-
-
0.5
-
0.5
-
0.5
V
4.5
-
-
1.35
-
1.35
-
1.35
V
6
-
-
1.8
-
1.8
-
1.8
V
High Level Output
Voltage
CMOS Loads
VOH
VIH or
VIL
-0.02
2
1.9
-
-
1.9
-
1.9
-
V
-0.02
4.5
4.4
-
-
4.4
-
4.4
-
V
-0.02
6
5.9
-
-
5.9
-
5.9
-
V
High Level Output
Voltage
TTL Loads
-6
4.5
3.98
-
-
3.84
-
3.7
-
V
-7.8
6
5.48
-
-
5.34
-
5.2
-
V
Low Level Output
Voltage
CMOS Loads
VOL
VIH or
VIL
0.02
2
-
-
0.1
-
0.1
-
0.1
V
0.02
4.5
-
-
0.1
-
0.1
-
0.1
V
0.02
6
-
-
0.1
-
0.1
-
0.1
V
Low Level Output
Voltage
TTL Loads
6
4.5
-
-
0.26
-
0.33
-
0.4
V
7.8
6
-
-
0.26
-
0.33
-
0.4
V
Input Leakage
Current
II
VCC or
GND
-6
-
-
±0.1
-
±1-
±1
µA
Quiescent Device
Current
ICC
VCC or
GND
0
6
-
-
8
-
80
-
160
µA
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173


同様の部品番号 - CD54HCT173

メーカー部品番号データシート部品情報
logo
Texas Instruments
CD54HCT173 TI-CD54HCT173 Datasheet
374Kb / 17P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD54HCT173 TI-CD54HCT173 Datasheet
520Kb / 20P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD54HCT173F3A TI-CD54HCT173F3A Datasheet
374Kb / 17P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD54HCT173F3A TI-CD54HCT173F3A Datasheet
520Kb / 20P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
More results

同様の説明 - CD54HCT173

メーカー部品番号データシート部品情報
logo
Texas Instruments
CD74HC173 TI-CD74HC173 Datasheet
57Kb / 10P
[Old version datasheet]   High Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD54HC173 TI-CD54HC173 Datasheet
374Kb / 17P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD54HC173 TI-CD54HC173_07 Datasheet
520Kb / 20P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC374 TI-CD74HC374 Datasheet
52Kb / 9P
[Old version datasheet]   High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Positive-Edge Triggered
CD74HC175 TI-CD74HC175 Datasheet
55Kb / 7P
[Old version datasheet]   High Speed CMOS Logic Quad D-Type Flip-Flop with Reset
CD54HC175 TI-CD54HC175_08 Datasheet
562Kb / 15P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop with Reset
CD54HCT175 TI-CD54HCT175 Datasheet
278Kb / 12P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop with Reset
CD54HCT175 TI-CD54HCT175_07 Datasheet
422Kb / 14P
[Old version datasheet]   High-Speed CMOS Logic Quad D-Type Flip-Flop with Reset
CD74HC534 TI-CD74HC534 Datasheet
52Kb / 9P
[Old version datasheet]   High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
CD54HC534 TI-CD54HC534_07 Datasheet
431Kb / 16P
[Old version datasheet]   High-Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com