データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7262BSTZ データシート(PDF) 3 Page - Analog Devices

部品番号 AD7262BSTZ
部品情報  1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7262BSTZ データシート(HTML) 3 Page - Analog Devices

  AD7262BSTZ Datasheet HTML 1Page - Analog Devices AD7262BSTZ Datasheet HTML 2Page - Analog Devices AD7262BSTZ Datasheet HTML 3Page - Analog Devices AD7262BSTZ Datasheet HTML 4Page - Analog Devices AD7262BSTZ Datasheet HTML 5Page - Analog Devices AD7262BSTZ Datasheet HTML 6Page - Analog Devices AD7262BSTZ Datasheet HTML 7Page - Analog Devices AD7262BSTZ Datasheet HTML 8Page - Analog Devices AD7262BSTZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 32 page
background image
AD7262
Rev. 0 | Page 3 of 32
SPECIFICATIONS
AVCC = 4.75 V to 5.25 V, CA_CBVCC = CC_CDVCC = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, fSAMPLE = 1 MSPS and fSCLK = 40 MHz
for AD7262, fSAMPLE = 500 kSPS and fSCLK = 20 MHz for AD7262-5, VREF = 2.5 V internal/external; TA = −40°C to +105°C, unless
otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DYNAMIC PERFORMANCE1
fIN = 100 kHz sine wave
Signal-to-Noise Ratio (SNR)2
70
73
dB
PGA gain setting = 2
Signal-to-(Noise + Distortion) Ratio
(SINAD)2
70
72
dB
Total Harmonic Distortion (THD)2
−85
−77
dB
Spurious-Free Dynamic Range (SFDR)2
−97
dB
Common-Mode Rejection Ratio (CMRR)3
−76
dB
For PGA gain setting = 2, ripple
frequency of 50 Hz/60 Hz; see Figure 17
and Figure 18
ADC-to-ADC Isolation3
−90
dB
Bandwidth3
1.2
MHz
@ −3 dB; PGA gain setting = 128
1.7
MHz
@ −3 dB; PGA gain setting = 2
DC ACCURACY
Resolution
12
Bits
Integral Nonlinearity2
±0.5
±1
LSB
Differential Nonlinearity2
±0.5
±0.99
LSB
Guaranteed no missed codes to 12 bits
Positive Full-Scale Error2
±0.122
±0.305
% FSR
Pregain calibration
±0.018
% FSR
Postgain calibration
Positive Full-Scale Error Match
±0.061
% FSR
Zero Code Error2
±0.092
±0.244
% FSR
Preoffset and pregain calibration
±0.012
% FSR
Postoffset and postgain calibration
Zero Code Error Match
±0.061
% FSR
Negative Full-Scale Error2
±0.122
±0.305
% FSR
Pregain calibration
±0.018
% FSR
Postgain calibration
Negative Full-Scale Error Match
±0.061
% FSR
Zero Code Error Drift
2.5
μV/°C
ANALOG INPUT
Input Voltage Range, VIN+ and VIN
Gain
2
V
V
REF
CM
×
±
V
VCM = AVCC/2; PGA gain setting ≥ 2
Common-Mode Voltage Range, VCM
VCM − 100 mV
VCM + 100 mV
V
VCM = 2; PGA gain setting = 1;
see Figure 194
(VCC/2) − 0.4
(VCC/2) + 0.2
V
VCM = AVCC/2; PGA gain setting = 2
(VCC/2) − 0.4
(VCC/2) + 0.4
V
VCM = AVCC/2; 3 ≤ PGA gain setting ≤ 32
(VCC/2) − 0.6
(VCC/2) + 0.8
V
VCM = AVCC/2; PGA gain setting ≥ 48
DC Leakage Current
±0.001
±1
μA
Input Capacitance3
5
pF
Input Impedance3
1
REFERENCE INPUT/OUTPUT
Reference Output Voltage5
2.495
2.5
2.505
V
2.5 V ± 5 mV max @ 25°C
Reference Input Voltage Range
2.5
V
DC Leakage Current
±0.3
±1
μA
External reference applied to
Pin VREFA/Pin VREFB
Input Capacitance3
20
pF
VREFA, VREFB Output Impedance3
4
Ω
Reference Temperature Coefficient
20
ppm/°C
VREF Noise3
20
μV rms


同様の部品番号 - AD7262BSTZ

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7262BSTZ AD-AD7262BSTZ Datasheet
881Kb / 33P
   1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC
AD7262BSTZ-5 AD-AD7262BSTZ-5 Datasheet
881Kb / 33P
   1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC
AD7262BSTZ-5-RL7 AD-AD7262BSTZ-5-RL7 Datasheet
881Kb / 33P
   1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC
AD7262BSTZ-RL7 AD-AD7262BSTZ-RL7 Datasheet
881Kb / 33P
   1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC
More results

同様の説明 - AD7262BSTZ

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7264 AD-AD7264 Datasheet
1Mb / 32P
   1 MSPS, 14-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators
REV. A
AD7262 AD-AD7262_17 Datasheet
881Kb / 33P
   1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC
AD7264 AD-AD7264_17 Datasheet
1Mb / 30P
   1 MSPS, 14-Bit, Simultaneous Sampling SAR ADC
AD7356 AD-AD7356_08 Datasheet
531Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC
REV. 0
AD7356 AD-AD7356_15 Datasheet
636Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC
REV. A
AD7352 AD-AD7352 Datasheet
518Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. 0
AD7352 AD-AD7352_15 Datasheet
623Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 3 MSPS, 12-Bit, SAR ADC
REV. A
AD7357 AD-AD7357 Datasheet
196Kb / 17P
   Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC
Rev. PrD
AD7357 AD-AD7357_09 Datasheet
469Kb / 20P
   Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC
REV. 0
AD7357 AD-AD7357_15 Datasheet
623Kb / 21P
   Differential Input, Dual, Simultaneous Sampling, 4.2 MSPS, 14-Bit, SAR ADC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com