STE10 datasheet(1/66 Pages) STMICROELECTRONICS

部品番号	STE10

部品情報	PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V

Download	66 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

1 / 66 page

1/66

STE10/100

September 1999

This is preliminary information on a new product now in development. Details are subject to change without notice.

1.0 DESCRIPTION

The STE10/100 is a high performance PCI Fast Eth-

ernet controller with integrated physical layer inter-

face for 10BASE-T and 100BASE-TX application.

It was designed with advanced CMOS technology to

provide glueless 32-bit bus master interface for PCI

bus, boot ROM interface, CSMA/CD protocol for Fast

Ethernet, as well as the physical media interface for

100BASE-TX of IEEE802.3u and 10BASE-T of

IEEE802.3. The auto-negotiation function is also

supported for speed and duplex detection.

The STE10/100 provides both half-duplex and full-

duplex operation, as well as support for full-duplex

flow control. It provides long FIFO buffers for trans-

mission and receiving, and early interrupt mecha-

nism to enhance performance. The STE10/100 also

supports ACPI and PCI compliant power manage-

ment function.

2.0 FEATURES

2.1 Industry standard

s

IEEE802.3u 100BASE-TX and IEEE802.3

10BASE-T compliant

s

Support for IEEE802.3x flow control

s

IEEE802.3u Auto-Negotiation support for

10BASE-T and 100BASE-TX

s

PCI bus interface Rev. 2.2 compliant

s

ACPI and PCI power management standard

compliant

s

Support PC99 wake on LAN

2.2 FIFO

s

Provides independent transmission and

receiving FIFOs, each 2k bytes long

s

Pre-fetches up to two transmit packets to

minimize inter frame gap (IFG) to 0.96us

s

Retransmits collided packet without reload from

host memory within 64 bytes.

s

Automatically retransmits FIFO under-run

packet with maximum drain threshold until 3rd

time retry failure without influencing the

registers and transmit threshold of next packet.

PQFP128 (14x20x2.7mm)

ORDERING NUMBER: STE10/100

PRODUCT PREVIEW

PCI 10/100 ETHERNET CONTROLLER

WITH INTEGRATED PHY (5V)

Figure 1. STE10/100Block Diagram

Tx FiFo

DMA

Flow

Control

Manchester

Encoder

Manchester

Decoder

10 TX

Filter

100 clock

Recovery

10 clock

Recovery

BaseLine

Restore

Adaptive

Equalization

TXFreq.

Synth.

Transmitter

Scrambler

Descrambler

Auto

Negotiation

4B/5B

5B/4B

+

_

Link

Polarity

25Mhz

125Mhz

20Mhz

RxFiFo

同様の部品番号 - STE10

メーカー	部品番号	データシート	部品情報
ABB	STE100	484Kb / 2P	ABB cable glands ??STE Star Teck짰 extreme series
Vishay Siliconix	STE1000-50T4MI	128Kb / 7P	SuperTan® Wet Tantalum Capacitors With Hermetic Seal, Extended Range 05-Jul-2022
	STE1000-60T4MI	128Kb / 7P	SuperTan® Wet Tantalum Capacitors With Hermetic Seal, Extended Range 05-Jul-2022
	STE10000-10T4MI	128Kb / 7P	SuperTan® Wet Tantalum Capacitors With Hermetic Seal, Extended Range 05-Jul-2022
STMicroelectronics	STE100A	795Kb / 82P	PCI 10/100 Ethernet controller with integrated PHY (3.3V)

More results

同様の説明 - STE10

メーカー	部品番号	データシート	部品情報
STMicroelectronics	STE10A	795Kb / 82P	PCI 10/100 Ethernet controller with integrated PHY (3.3V)
Advanced Micro Devices	AM79C973	2Mb / 304P	PCnet??FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
List of Unclassifed Man...	DM9000	575Kb / 54P	ISA TO ETHERNET MAC CONTROLLER WITH INTEGRATED 10/100 PHY
Davicom Semiconductor, ...	DM9601E	129Kb / 2P	USB to Ethernet MAC Controller with Integrated 10/100 PHY
Davicom Semiconductor, ...	DM9000	602Kb / 53P	ISA to Ethernet MAC Controller with Integrated 10/100 PHY
List of Unclassifed Man...	IP100ALF	1Mb / 97P	Integrated 10/100 Ethernet MAC PHY
List of Unclassifed Man...	DM9601	603Kb / 58P	USB Ethernet MAC Controller with Intergrated 10/100 PHY
SMSC Corporation	LAN91C111	1Mb / 142P	10/100 Non-PCI Ethernet Single Chip MAC PHY
SMSC Corporation	LAN91C111	1Mb / 133P	10/100 Non-PCI Ethernet Single Chip MAC PHY
Microchip Technology	LAN91C111	1Mb / 125P	10/100 Non-PCI Ethernet Single Chip MAC PHY 06/23/16