データシートサーチシステム |
|
M74HC40103RM13TR データシート(PDF) 8 Page - STMicroelectronics |
|
M74HC40103RM13TR データシート(HTML) 8 Page - STMicroelectronics |
8 / 16 page M74HC40103 8/16 TYPICAL APPLICATIONS PROGRAMMABLE DIVIDE-BY-N COUNTER PARALLEL CARRY CASCADING PROGRAMMABLE TIMER fOUT = fIN / (N+1) Timing Chart when N = "3" (J0, J1 = VCC , J2-J7 = GND HC40103 ... 1/2 to 1/256 are dividable * At synchronous cascade connection, huzzerd occurs at C0 output after its second stage when digit place changes, due to delay arrival. Therefore, take gate from HC32 or the like, not from C0 output at the rear stage directly The above formula does not take into account the phase of clock input. Therefore, the real pulse width is the distance between the above formula-1/fIN ~ The above formula |
同様の部品番号 - M74HC40103RM13TR |
|
同様の説明 - M74HC40103RM13TR |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |