M74HC40103RM13TR datasheet(1/16 Pages) STMICROELECTRONICS

部品番号	M74HC40103RM13TR

部品情報	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTER

Download	16 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

1 / 16 page

1/16

September 2001

s

HIGH SPEED :

fMAX = 38MHz (TYP.) at VCC = 6V

s

LOW POWER DISSIPATION:

ICC =4µA(MAX.) at TA=25°C

s

HIGH NOISE IMMUNITY:

VNIH = VNIL = 28 % VCC (MIN.)

s

SYMMETRICAL OUTPUT IMPEDANCE:

|IOH| = IOL = 4mA (MIN)

s

BALANCED PROPAGATION DELAYS:

tPLH ≅ tPHL

s

WIDE OPERATING VOLTAGE RANGE:

VCC (OPR) = 2V to 6V

s

PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 40103

DESCRIPTION

The M74HC40103 is an high speed CMOS

8-STAGE

PRESETTABLE

SYNCHRONOUS

DOWN COUNTER fabricated with silicon gate

C2MOS technology.

The HC40103 consists of an 8 stage synchronous

down counter with a single output which is active

when the internal count is zero. The HC40103

contains a single 8-bit binary counter. This device

has control inputs for enabling or disabling the

clock, for clearing the counter to its maximum

count, and for presetting the counter either

synchronously or asynchronously. All control

inputs and the CARRY-OUT / ZERO DETECT

output are active low logic. In normal operation the

counter is decremented by one count on each

positive transition of the CLOCK. Counting is

inhibited when the CARRY-IN / COUNTER

ENABLE (CI/CE) input is high. The CARRY-OUT /

ZERO-DETECT (CO/ZD) output goes low when

the count reaches zero if the CI/CE input is low,

and remains low for one full clock period. When

the SYNCHRONOUS PRESET-ENABLE (SPE)

input is low, data at the J input is clocked into the

counter on the next positive clock transition

regardless of the state of the CI/CE input.

When the ASYNCHRONOUS PRESET-ENABLE

(APE) input is low, data at the J inputs is

asynchronously forced into the counter regardless

of the state of the SPE CI/CE or CLOCK inputs. J

input J0-J7 represent a singular 8-bit binary word.

When the CLEAR, CLR input is low, the counter is

asynchronously cleared to its maximum count

M74HC40103

8 STAGE PRESETTABLE

SYNCHRONOUS DOWN COUNTER

PIN CONNECTION AND IEC LOGIC SYMBOLS

ORDER CODES

PACKAG

E

TUBE

T & R

DIP

M74HC40103B1R

SOP

M74HC40103M1R M74HC40103RM13TR

TSSOP

M74HC40103TTR

TSSOP

DIP

SOP

同様の部品番号 - M74HC40103RM13TR

メーカー	部品番号	データシート	部品情報
STMicroelectronics	M74HC40103	300Kb / 14P	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
	M74HC40103B1R	300Kb / 14P	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
	M74HC40103C1R	300Kb / 14P	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
	M74HC40103F1R	300Kb / 14P	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
	M74HC40103M1R	300Kb / 14P	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS

More results

同様の説明 - M74HC40103RM13TR

メーカー	部品番号	データシート	部品情報
STMicroelectronics	HCC40102B	270Kb / 13P	8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
STMicroelectronics	M54HC40102	300Kb / 14P	8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
Intersil Corporation	CD40102BMS	166Kb / 13P	CMOS 8-Stage Presettable Synchronous Down Counters December 1992
Texas Instruments	CD40102B	1Mb / 17P	[Old version datasheet] CMOS 8-stage Presettable Synchronous Down Counters
Texas Instruments	CD40102B	572Kb / 14P	[Old version datasheet] CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS
STMicroelectronics	HCF40103B	830Kb / 14P	8-STAGE PRESETTABLE SYNCHRONOUS 8 BIT BINARY DOWN COUNTERS
NXP Semiconductors	74AC11190	339Kb / 12P	ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER October 17 1990
	74HC190	101Kb / 13P	Presettable synchronous BCD decade up/down counter December 1990
	74HC192	90Kb / 13P	Presettable synchronous BCD decade up/down counter December 1990
Texas Instruments	CD74HC40103-EP	395Kb / 14P	[Old version datasheet] HIGH-SPEED CMOS LOGIC 8-STAGE SYNCHRONOUS DOWN COUNTER