データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TS5070FN データシート(PDF) 7 Page - STMicroelectronics

部品番号 TS5070FN
部品情報  PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  STMICROELECTRONICS [STMicroelectronics]
ホームページ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TS5070FN データシート(HTML) 7 Page - STMicroelectronics

Back Button TS5070FN Datasheet HTML 3Page - STMicroelectronics TS5070FN Datasheet HTML 4Page - STMicroelectronics TS5070FN Datasheet HTML 5Page - STMicroelectronics TS5070FN Datasheet HTML 6Page - STMicroelectronics TS5070FN Datasheet HTML 7Page - STMicroelectronics TS5070FN Datasheet HTML 8Page - STMicroelectronics TS5070FN Datasheet HTML 9Page - STMicroelectronics TS5070FN Datasheet HTML 10Page - STMicroelectronics TS5070FN Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 32 page
background image
POWER-DOWN STATE
Following a period of activity in the powered-up
state the power-down state may be re-entered by
writing any of the control instructions into the serial
control port with the ”P” bit set to ”1” It is recom-
mended that the chip be powered down before writ-
ing any additional instructions. In the power-down
state, all non-essential circuitry is de-activated and
the DX0and DX1 outputs are in the high impedance
TRI-STATE condition.
The coefficients stored in the Hybrid Balance circuit
and the Gain Control registers, the data in the LDR
and ILR, and all control bits remain unchanged in
the power-down state unless changed by writing
new data via the serial control port, which remains
operational. The outputs of the Interface Latches
also remain active, maintaining the ability to moni-
tor and control a SLIC.
TRANSMIT FILTER AND ENCODER
The Transmit section input, VFXI, is a high imped-
ance summing input which is used as the differenc-
ing point for the internal hybrid balancecancellation
signal. No external components are needed to set
the gain. Following this circuit is a programmable
gain/attenuationamplifier which is controlled by the
contents of the Transmit Gain Register (see Pro-
grammable Functions section). An active prefilter
then precedes the 3rd order high-pass and 5th or-
der low-pass switched capacitor filters. The A/D
converter has a compressingcharacteristic accord-
ing to the standard CCITT A or
µ255 coding laws,
which must be selected by a control instruction dur-
ing initialization (see table 1 and 2). A precision on-
chip voltage reference ensures accurate and highly
stable transmission levels. Any offset voltage aris-
ing in the gain-set amplifier, the filters or the com-
parator is cancelled by an internal auto-zero circuit.
Each encode cycle begins immediately following
the assigned Transmit time-slot. The total signal
delay referenced to the start of the time-slot is ap-
proximately 165
µs (due to the Transmit Filter)
plus 125
µs (due to encoding delay), which totals
290
µs. Data is shifted out on DX0or DX1 during
the selected time slot on eight rising edges of
BCLK.
DECODER AND RECEIVE FILTER
PCM data is shifted into the Decoder’s Receive
PCM Register via the DR0or DR1 pin during the se-
lected time-slot on the 8 fallingedges of BCLK. The
Decoder consists of an expanding DAC with either
Aor
µ255 law decodingcharacteristic, which is se-
lected by the same control instruction used to select
the Encode law during initialization. Following the
Decoder is a 5th order low-pass switched capacitor
filter with integral Sin x/x correction for the 8 kHz
sample and hold. A programmable gain amplifier,
which must be set by writing to the Receive Gain
Register, is included, and finally a Post-Filter/Power
Amplifier capable of driving a 300
Ω load to ± 3.5
V, a 600
Ω load to ± 3.8 V or 15 kΩ load to ± 4.0 V
at peak overload.
A decode cycle begins immediately after each re-
ceive time-slot, and 10
µs later the Decoder DAC
output is updated. The total signal delay is 10
µs
plus 120
µs (filter delay) plus 62.5 µs (1/2 frame)
which gives approximately 190
µs.
PCM INTERFACE
The FSX and FSR frame sync inputs determine the
beginning of the 8-bit transmit and receive time-
slots respectively. They may have any duration
from a single cycle of BCLK to one MCLK period
LOW. Two different relationships may be estab-
lished betweenthe framesync inputs and theactual
time-slots on the PCM busses by setting bit 3 in the
Control Register (see table 2). Non delayed data
mode is similar to long-frame timing on the
ETC5050/60 series of devices : time-slots being
nominally coincident with the rising edge of the ap-
propriate FS input. The alternative is to use De-
layed Data mode which is similar to short-frame
sync timing, in which each FS input must be high
at least a half-cycle of BCLK earlier than the time-
slot.
The Time-Slot Assignment circuit on the device can
only be used with Delayed Data timing. When using
Time-Slot Assignment, the beginning of the first
time-slot in a frame is identified by the appropriate
FS input. The actual transmit and receive time-slots
are then determined by the internal Time-Slot As-
signment counters. Transmit and Receive frames
and time-slots may be skewed from each other by
any number of BCLK cycles.
During each assigned transmit time-slot, the se-
lected DX0/1 output shifts data out from the PCM
register on the rising edges of BCLK. TSX0 (or
TSX1 as appropriate) also pulls low for the first 7
1/2 bit times of the time-slot to control the TRI-
STATE Enable of a backplane line driver. Serial
PCM data is shifted into the selected DR0/1 input
during each assigned Receive time slot on the
falling edges of BCLK. DX0or DX1 and DR0or
DR1 are selectable on the TS5070 only.
SERIAL CONTROL PORT
Control information and data are written into or
readback from COMBO IIG via the serial control
port consisting of the control clock CCLK ; the serial
data input/ou tput CI/O (or separate input CI, and
output CO on the TS5070 only) ; and the Chip Se-
lect input CS. All control instructions require 2
bytes,as listed in table 1, with the exceptionof a sin-
gle byte power-up/down command. The byte 1 bits
are used as follows: bit 7 specifies power-up or
power-down; bits 6, 5, 4 and 3 specify the register
address; bit 2 specifies whether the instructions is
read or write; bit 1 specifies a one or two byte in-
TS5070 - TS5071
7/32


同様の部品番号 - TS5070FN

メーカー部品番号データシート部品情報
logo
STMicroelectronics
TS507 STMICROELECTRONICS-TS507 Datasheet
190Kb / 9P
   High Precision Rail-to-Rail Operational Amplifier
TS507 STMICROELECTRONICS-TS507 Datasheet
280Kb / 20P
   High precision rail-to-rail operational amplifier
TS507CD STMICROELECTRONICS-TS507CD Datasheet
280Kb / 20P
   High precision rail-to-rail operational amplifier
TS507CDT STMICROELECTRONICS-TS507CDT Datasheet
280Kb / 20P
   High precision rail-to-rail operational amplifier
TS507CLT STMICROELECTRONICS-TS507CLT Datasheet
280Kb / 20P
   High precision rail-to-rail operational amplifier
More results

同様の説明 - TS5070FN

メーカー部品番号データシート部品情報
logo
National Semiconductor ...
TP3070 NSC-TP3070 Datasheet
401Kb / 26P
   COMBO II Programmable PCM CODEC/Filter
logo
ATMEL Corporation
ATF15XXAE ATMEL-ATF15XXAE Datasheet
1Mb / 76P
   2nd Generation EE Complex Programmable Logic Devices
logo
Emerson Network Power
QB2GIBC EMERSON-NETWORKPOWER-QB2GIBC Datasheet
329Kb / 4P
   2nd Generation IBC
EIGHTH-BRICKIBC EMERSON-NETWORKPOWER-EIGHTH-BRICKIBC Datasheet
654Kb / 3P
   2nd Generation IBC
logo
Samsung semiconductor
S1L9224X01 SAMSUNG-S1L9224X01 Datasheet
385Kb / 55P
   VIDEO-CD 2ND GENERATION
KB9224 SAMSUNG-KB9224 Datasheet
450Kb / 55P
   VIDEO-CD 2ND GENERATION
logo
Texas Instruments
TP3070V-XG TI1-TP3070V-XG Datasheet
381Kb / 28P
[Old version datasheet]   TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
logo
STMicroelectronics
STLC5046 STMICROELECTRONICS-STLC5046 Datasheet
207Kb / 27P
   PROGRAMMABLE FOUR CHANNEL CODEC AND FILTER
logo
AAEON Technology
EMB-Q77A AAEON-EMB-Q77A Datasheet
454Kb / 2P
   Intel짰 3rd/2nd Generation Core?
logo
National Semiconductor ...
TP3051 NSC-TP3051 Datasheet
414Kb / 10P
   PARALLEL INTERFACE CODEC/FILTER COMBO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com