データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS2000P-CZZR データシート(PDF) 8 Page - Cirrus Logic

部品番号 CS2000P-CZZR
部品情報  Fractional-N Clock Synthesizer & Clock Multiplier
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS2000P-CZZR データシート(HTML) 8 Page - Cirrus Logic

Back Button CS2000P-CZZR Datasheet HTML 4Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 5Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 6Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 7Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 8Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 9Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 10Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 11Page - Cirrus Logic CS2000P-CZZR Datasheet HTML 12Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 30 page
background image
CS2000-OTP
8
DS758PP1
4. ARCHITECTURE OVERVIEW
4.1
Delta-Sigma Fractional-N Frequency Synthesizer
The core of the CS2000 is a Delta-Sigma Fractional-N Frequency Synthesizer which has very high-resolu-
tion for Input/Output clock ratios, low phase noise, very wide range of output frequencies and the ability to
quickly tune to a new frequency. In very simplistic terms, the Fractional-N Frequency Synthesizer multiplies
the Timing Reference Clock by the value of N to generate the PLL output clock. The desired output to input
clock ratio is the value of N that is applied to the delta-sigma modulator (see Figure 2).
The analog PLL based frequency synthesizer uses a low-jitter timing reference clock as a time and phase
reference for the internal voltage controlled oscillator (VCO). The phase comparator compares the fraction-
al-N divided clock with the original timing reference and generates a control signal. The control signal is fil-
tered by the internal loop filter to generate the VCO’s control voltage which sets its output frequency. The
delta-sigma modulator modulates the loop integer divide ratio to get the desired fractional ratio between the
reference clock and the VCO output (thus the duty cycle of the modulator sets the fractional value). This
allows the design to be optimized for very fast lock times for a wide range of output frequencies without the
need for external filter components. As with any Fractional-N Frequency Synthesizer the timing reference
clock should be stable and jitter-free.
Figure 2. Delta-Sigma Fractional-N Frequency Synthesizer
4.2
Hybrid Analog-Digital Phase Locked Loop
The addition of the Digital PLL and Fractional-N Logic (shown in Figure 3) to the Fractional-N Frequency
Synthesizer creates the Hybrid Analog-Digital Phase Locked Loop with many advantages over classical an-
alog PLL techniques. These advantages include the ability to operate over extremely wide frequency ranges
without the need to change external loop filter components while maintaining impressive jitter reduction per-
formance. In the Hybrid architecture, the Digital PLL calculates the ratio of the PLL output clock to the fre-
quency reference and compares that to the desired ratio. The digital logic generates a value of N which is
then applied to the Fractional-N frequency synthesizer to generate the desired PLL output frequency. Notice
that the frequency and phase of the timing reference signal do not affect the output of the PLL since the
digital control loop will correct for the PLL output. A major advantage of the Digital PLL is the ease with which
the loop filter bandwidth can be altered. The PLL bandwidth is set to a wide-bandwidth mode to quickly
achieve lock and then reduced for optimal jitter rejection.
Fractional-N
Divider
Timing Reference
Clock
PLL Output
Voltage Controlled
Oscillator
Internal
Loop Filter
Phase
Comparator
N
Delta-Sigma
Modulator


同様の部品番号 - CS2000P-CZZR

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS2000P-CZZR CIRRUS-CS2000P-CZZR Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
More results

同様の説明 - CS2000P-CZZR

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS2000-CP CIRRUS-CS2000-CP_15 Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP_09 Datasheet
301Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP_09 Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP Datasheet
447Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP_09 Datasheet
278Kb / 32P
   Fractional-N Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP Datasheet
412Kb / 32P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP_09 Datasheet
233Kb / 26P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
CS2300-CP CIRRUS-CS2300-CP_09 Datasheet
257Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com