データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CS4953XX データシート(PDF) 8 Page - Cirrus Logic

部品番号 CS4953XX
部品情報  32-bit Audio Decoder DSP Family
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CIRRUS [Cirrus Logic]
ホームページ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4953XX データシート(HTML) 8 Page - Cirrus Logic

Back Button CS4953XX Datasheet HTML 4Page - Cirrus Logic CS4953XX Datasheet HTML 5Page - Cirrus Logic CS4953XX Datasheet HTML 6Page - Cirrus Logic CS4953XX Datasheet HTML 7Page - Cirrus Logic CS4953XX Datasheet HTML 8Page - Cirrus Logic CS4953XX Datasheet HTML 9Page - Cirrus Logic CS4953XX Datasheet HTML 10Page - Cirrus Logic CS4953XX Datasheet HTML 11Page - Cirrus Logic CS4953XX Datasheet HTML 12Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
CS4953xx Data Sheet
32-bit Audio Decoder DSP Family
8
Copyright 2008 Cirrus Logic
DS705PP3
4.2 On-chip DSP Peripherals
4.2.1 Digital Audio Input Port (DAI)
The 12-channel (6 line) DAI port supports a wide variety of data input formats. The port is capable of accepting
PCM, IEC61937, or DSD. Up to 32-bit word lengths are supported. Up to 6 channels of DSD are supported and
internally converted to PCM before processing.
The port has two independent slave-only clock domains. Each data input can be independently assigned to a
clock domain. The sample rate of the input clock domains can be determined automatically by the DSP, which
off-loads the task of monitoring the S/PDIF receiver from the host. A time-stamping feature allows the input
data to be sample-rate converted via software.
4.2.2 Digital Audio Output Port (DAO)
There are two DAO ports. Each port can output 8 channels of up to 32-bit PCM data. The port supports data
rates from 32 kHz to 192 kHz. Each port can be configured as an independent clock domain in slave mode, or
the ratio of the two clocks can be set to even multiples of each other in master mode. The two ports can also be
ganged together into a single clock domain. Each port has one serial audio pin that can be configured as a 192
kHz S/PDIF transmitter (data with embedded clock on a single line).
Note: Only one S/PDIF transmitter pin is available in the 128-pin package.
4.2.3 Serial Control Port 1 & 2 (I2C® or SPI)
There are two on-chip serial control ports that are capable of operating as master or slave in either I2C or SPI
modes. SCP1 defaults to slave operation. It is dedicated for external host-control and supports an external
clock up to 50 MHz in SPI mode. It is present in both the 144- and 128-pin packages. This high clock speed
enables very fast code download, control or data delivery. SCP2 defaults to master mode and is dedicated for
booting from external serial Flash memory or for audio sub-system control. SCP2 does not include the
SCP2_BSY# pin in the 128-pin package.
4.2.4 Parallel Control Port
The CS4953xx parallel port supports both Motorola® and Intel® interfaces. It can be used for both control and
data delivery. The parallel port pins are multiplexed with serial control port 2 and are available in the 144-pin
package.
4.2.5 External Memory Interface
The external memory interface controller supports up to 128 Mbits of SDRAM, using a 16-bit data bus.
4.2.6 GPIO
Many of the CS4953xx peripheral pins are multiplexed with GPIO. Each GPIO can be configured as an output,
an input, or an input with interrupt. Each input-pin interrupt can be configured as rising edge, falling edge,
active-low, or active-high.
4.2.7 PLL-based Clock Generator
The low-jitter PLL generates integer or fractional multiples of a reference frequency which are used to clock the
DSP core and peripherals. Through a second PLL divider chain, a dependent clock domain can be output on
the DAO port for driving audio converters. The CS4953xx defaults to running from the external reference
frequency and can be switched to use the PLL output after overlays have been loaded and configured, either
through master boot from an external serial FLASH or through host control. A built-in crystal oscillator circuit
with a buffered output is provided. The buffered output frequency ratio is selectable between 1:1 (default) or
2:1.
4.3 DSP I/O Description
4.3.1 Multiplexed Pins
Many of the CS4953xx pins are multi-functional. For details on pin functionality please refer to the CS4953xx
Hardware User’s Manual.


同様の部品番号 - CS4953XX

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS4953XX CIRRUS-CS4953XX Datasheet
629Kb / 38P
   32-bit Audio Decoder DSP Family with Dual DSP Engine Technology
CS4953XX CIRRUS-CS4953XX Datasheet
539Kb / 36P
   32-bit Audio Decoder DSP Family
CS4953XX CIRRUS-CS4953XX Datasheet
536Kb / 36P
   Audio Decoder DSP Family with Dual 32-bit DSP Engine Technology
CS4953XX CIRRUS-CS4953XX_09 Datasheet
539Kb / 36P
   32-bit Audio Decoder DSP Family
CS4953XX CIRRUS-CS4953XX_09 Datasheet
536Kb / 36P
   Audio Decoder DSP Family with Dual 32-bit DSP Engine Technology
More results

同様の説明 - CS4953XX

メーカー部品番号データシート部品情報
logo
Cirrus Logic
CS485XX CIRRUS-CS485XX Datasheet
524Kb / 26P
   32-bit Audio Decoder DSP Family
CS4953XX CIRRUS-CS4953XX_09 Datasheet
539Kb / 36P
   32-bit Audio Decoder DSP Family
CS4970X4 CIRRUS-CS4970X4 Datasheet
728Kb / 36P
   32-bit High Definition Audio Decoder DSP Family
CS4953XX_0911 CIRRUS-CS4953XX_0911 Datasheet
536Kb / 36P
   Audio Decoder DSP Family with Dual 32-bit DSP Engine Technology
CS4953XX CIRRUS-CS4953XX Datasheet
629Kb / 38P
   32-bit Audio Decoder DSP Family with Dual DSP Engine Technology
CS49DV8C CIRRUS-CS49DV8C Datasheet
560Kb / 30P
   32-bit Audio DSP Family
CS49530X CIRRUS-CS49530X Datasheet
1Mb / 37P
   Audio Decoder DSP Family with Dual 32-bit DSP Engine Technology
CS4970X4 CIRRUS-CS4970X4_09 Datasheet
579Kb / 34P
   High Definition Audio Decoder DSP Family with Dual 32-bit DSP Engine Technology
CS497014 CIRRUS-CS497014 Datasheet
871Kb / 31P
   High Definition Audio Decoder DSP Family with Dual 32-bit Engine Technology
CS49DV8 CIRRUS-CS49DV8 Datasheet
561Kb / 30P
   32-bit Dual Audio DSP Engine
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com