データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ATMEGA128 データシート(PDF) 90 Page - ATMEL Corporation

部品番号 ATMEGA128
部品情報  8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Download  386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ATMEL [ATMEL Corporation]
ホームページ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATMEGA128 データシート(HTML) 90 Page - ATMEL Corporation

Back Button ATMEGA128 Datasheet HTML 86Page - ATMEL Corporation ATMEGA128 Datasheet HTML 87Page - ATMEL Corporation ATMEGA128 Datasheet HTML 88Page - ATMEL Corporation ATMEGA128 Datasheet HTML 89Page - ATMEL Corporation ATMEGA128 Datasheet HTML 90Page - ATMEL Corporation ATMEGA128 Datasheet HTML 91Page - ATMEL Corporation ATMEGA128 Datasheet HTML 92Page - ATMEL Corporation ATMEGA128 Datasheet HTML 93Page - ATMEL Corporation ATMEGA128 Datasheet HTML 94Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 386 page
background image
90
2467R–AVR–06/08
ATmega128
External
Interrupts
The External Interrupts are triggered by the INT7:0 pins. Observe that, if enabled, the interrupts
will trigger even if the INT7:0 pins are configured as outputs. This feature provides a way of gen-
erating a software interrupt. The External Interrupts can be triggered by a falling or rising edge or
a low level. This is set up as indicated in the specification for the External Interrupt Control Reg-
isters – EICRA (INT3:0) and EICRB (INT7:4). When the external interrupt is enabled and is
configured as level triggered, the interrupt will trigger as long as the pin is held low. Note that
recognition of falling or rising edge interrupts on INT7:4 requires the presence of an I/O clock,
described in “Clock Systems and their Distribution” on page 36. Low level interrupts and the
edge interrupt on INT3:0 are detected asynchronously. This implies that these interrupts can be
used for waking the part also from sleep modes other than Idle mode. The I/O clock is halted in
all sleep modes except Idle mode.
Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed
level must be held for some time to wake up the MCU. This makes the MCU less sensitive to
noise. The changed level is sampled twice by the Watchdog Oscillator clock. The period of the
Watchdog Oscillator is 1 µs (nominal) at 5.0V and 25
°C. The frequency of the Watchdog Oscilla-
tor is voltage dependent as shown in the “Electrical Characteristics” on page 318. The MCU will
wake up if the input has the required level during this sampling or if it is held until the end of the
start-up time. The start-up time is defined by the SUT fuses as described in “Clock Systems and
their Distribution” on page 36. If the level is sampled twice by the Watchdog Oscillator clock but
disappears before the end of the start-up time, the MCU will still wake up, but no interrupt will be
generated. The required level must be held long enough for the MCU to complete the wake up to
trigger the level interrupt.
External Interrupt
Control Register A –
EICRA
This Register can not be reached in ATmega103 compatibility mode, but the initial value defines
INT3:0 as low level interrupts, as in ATmega103.
• Bits 7..0 – ISC31, ISC30 – ISC00, ISC00: External Interrupt 3 - 0 Sense Control Bits
The External Interrupts 3 - 0 are activated by the external pins INT3:0 if the SREG I-flag and the
corresponding interrupt mask in the EIMSK is set. The level and edges on the external pins that
activate the interrupts are defined in Table 48. Edges on INT3..INT0 are registered asynchro-
nously. Pulses on INT3:0 pins wider than the minimum pulse width given in Table 49 will
generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level
interrupt is selected, the low level must be held until the completion of the currently executing
instruction to generate an interrupt. If enabled, a level triggered interrupt will generate an inter-
rupt request as long as the pin is held low. When changing the ISCn bit, an interrupt can occur.
Therefore, it is recommended to first disable INTn by clearing its Interrupt Enable bit in the
EIMSK Register. Then, the ISCn bit can be changed. Finally, the INTn interrupt flag should be
cleared by writing a logical one to its Interrupt Flag bit (INTFn) in the EIFR Register before the
interrupt is re-enabled.
Bit
765
4321
0
ISC31
ISC30
ISC21
ISC20
ISC11
ISC10
ISC01
ISC00
EICRA
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Initial Value
000
0000
0


同様の部品番号 - ATMEGA128

メーカー部品番号データシート部品情報
logo
ATMEL Corporation
ATMEGA128 ATMEL-ATMEGA128 Datasheet
360Kb / 16P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 2467XS-AVR-06/11
ATMEGA128 ATMEL-ATMEGA128 Datasheet
317Kb / 31P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 2467OS-AVR-10/06
ATMEGA128 ATMEL-ATMEGA128 Datasheet
349Kb / 16P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 2467CS-AVR-02/02
ATMEGA128 ATMEL-ATMEGA128 Datasheet
613Kb / 26P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 2467S-AVR-07/09
ATmega128 ATMEL-ATmega128 Datasheet
6Mb / 386P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
More results

同様の説明 - ATMEGA128

メーカー部品番号データシート部品情報
logo
ATMEL Corporation
ATMEGA1284P ATMEL-ATMEGA1284P_1 Datasheet
6Mb / 380P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
8059D-AVR-11/09
ATMEGA128A ATMEL-ATMEGA128A_09 Datasheet
555Kb / 21P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 8151DS-AVR-07/09
ATMEGA128 ATMEL-ATMEGA128_02 Datasheet
349Kb / 16P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 2467CS-AVR-02/02
ATMEGA1284P ATMEL-ATMEGA1284P_09 Datasheet
374Kb / 20P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
8059DS-AVR-11/09
ATMEGA128 ATMEL-ATMEGA128 Datasheet
360Kb / 16P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 2467XS-AVR-06/11
ATMEGA128 ATMEL-ATMEGA128_09 Datasheet
6Mb / 386P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
ATMEGA103 ATMEL-ATMEGA103_07 Datasheet
2Mb / 141P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
ATMEGA128 ATMEL-ATMEGA128_06 Datasheet
317Kb / 31P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
Rev. 2467OS-AVR-10/06
ATMEGA128A ATMEL-ATMEGA128A_10 Datasheet
561Kb / 22P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
ATMEGA1284P ATMEL-ATMEGA1284P Datasheet
416Kb / 20P
   8-bit Microcontroller with 128K Bytes In-System Programmable Flash
8059BS-AVR-05/08
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com