データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74AC11074DR データシート(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部品番号 74AC11074DR
部品情報  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

74AC11074DR データシート(HTML) 4 Page - Texas Instruments

  74AC11074DR Datasheet HTML 1Page - Texas Instruments 74AC11074DR Datasheet HTML 2Page - Texas Instruments 74AC11074DR Datasheet HTML 3Page - Texas Instruments 74AC11074DR Datasheet HTML 4Page - Texas Instruments 74AC11074DR Datasheet HTML 5Page - Texas Instruments 74AC11074DR Datasheet HTML 6Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 4 / 6 page
background image
74AC11074
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET
SCAS499A – DECEMBER 1986 – REVISED APRIL 1996
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range,
VCC = 3.3 V ± 0.3 V (see Figure 1)
TA = 25°C
MIN
MAX
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
0
100
0
100
MHz
t
Pulse duration
PRE or CLR low
4
4
ns
tw
Pulse duration
CLK low or high
5
5
ns
t
Set p time before CLK
Data high or low
5
5
ns
tsu
Setup time before CLK
PRE or CLR inactive
1
1
ns
th
Hold time after CLK
0
0
ns
timing requirements over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V (see Figure 1)
TA = 25°C
MIN
MAX
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
0
125
0
125
MHz
t
Pulse duration
PRE or CLR low
4
4
ns
tw
Pulse duration
CLK low or CLK high
4
4
ns
t
Set p time before CLK
Data high or low
3.5
3.5
ns
tsu
Setup time before CLK
PRE or CLR inactive
1
1
ns
th
Hold time after CLK
0
0
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25°C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
100
125
100
MHz
tPLH
PRE or CLR
QorQ
1.5
5.8
9.3
1.5
10
ns
tPHL
PRE or CLR
Q or Q
1.5
6.5
11.4
1.5
12.2
ns
tPLH
CLK
QorQ
1.5
7.7
10.5
1.5
11.3
ns
tPHL
CLK
Q or Q
1.5
7.3
9.7
1.5
10.6
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25°C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
125
150
125
MHz
tPLH
PRE or CLR
QorQ
1.5
4.2
6.6
1.5
7.1
ns
tPHL
PRE or CLR
Q or Q
1.5
4.7
8.2
1.5
9
ns
tPLH
CLK
QorQ
1.5
5.4
7.5
1.5
8.2
ns
tPHL
CLK
Q or Q
1.5
5
6.9
1.5
7.5
ns
operating characteristics, VCC = 5 V, TA = 25°C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd
Power dissipation capacitance
CL = 50 pF,
f = 1 MHz
30
pF


同様の部品番号 - 74AC11074DR

メーカー部品番号データシート部品情報
logo
Texas Instruments
74AC11074DR TI1-74AC11074DR Datasheet
676Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74AC11074DRG4 TI1-74AC11074DRG4 Datasheet
676Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results

同様の説明 - 74AC11074DR

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74HC74-Q1 TI1-SN74HC74-Q1_15 Datasheet
828Kb / 14P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074 TI-74ACT11074 Datasheet
81Kb / 5P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74HC74-EP TI1-SN74HC74-EP Datasheet
600Kb / 12P
[Old version datasheet]   DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
logo
Fairchild Semiconductor
DM74AS74 FAIRCHILD-DM74AS74 Datasheet
69Kb / 7P
   Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
logo
Texas Instruments
SN74LVC74 TI-SN74LVC74 Datasheet
84Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-EP TI1-SN74LVC74A-EP Datasheet
550Kb / 13P
[Old version datasheet]   DUAL POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-Q1 TI1-SN74LVC74A-Q1 Datasheet
222Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ACT74-EP TI1-SN74ACT74-EP Datasheet
285Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ALVC74 TI-SN74ALVC74 Datasheet
127Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com