データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STK14C88-3NF35TR データシート(PDF) 3 Page - Cypress Semiconductor

部品番号 STK14C88-3NF35TR
部品情報  256 Kbit (32K x 8) AutoStore nvSRAM
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CYPRESS [Cypress Semiconductor]
ホームページ  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

STK14C88-3NF35TR データシート(HTML) 3 Page - Cypress Semiconductor

  STK14C88-3NF35TR Datasheet HTML 1Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 2Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 3Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 4Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 5Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 6Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 7Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 8Page - Cypress Semiconductor STK14C88-3NF35TR Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
STK14C88-3
Document Number: 001-50592 Rev. **
Page 3 of 17
Device Operation
The STK14C88-3 nvSRAM is made up of two functional compo-
nents paired in the same physical cell. These are an SRAM
memory cell and a nonvolatile QuantumTrap cell. The SRAM
memory cell operates as a standard fast static RAM. Data in the
SRAM is transferred to the nonvolatile cell (the STORE
operation) or from the nonvolatile cell to SRAM (the RECALL
operation). This unique architecture enables the storage and
recall of all cells in parallel. During the STORE and RECALL
operations, SRAM READ and WRITE operations are inhibited.
The STK14C88-3 supports unlimited reads and writes similar to
a typical SRAM. In addition, it provides unlimited RECALL opera-
tions from the nonvolatile cells and up to one million STORE
operations.
SRAM Read
The STK14C88-3 performs a READ cycle whenever CE and OE
are LOW while WE and HSB are HIGH. The address specified
on pins A0–14 determines the 32,768 data bytes accessed. When
the READ is initiated by an address transition, the outputs are
valid after a delay of tAA (READ cycle 1). If the READ is initiated
by CE or OE, the outputs are valid at tACE or at tDOE, whichever
is later (READ cycle 2). The data outputs repeatedly respond to
address changes within the tAA access time without the need for
transitions on any control input pins, and remains valid until
another address change or until CE or OE is brought HIGH, or
WE or HSB is brought LOW.
SRAM Write
A WRITE cycle is performed whenever CE and WE are LOW and
HSB is HIGH. The address inputs must be stable prior to entering
the WRITE cycle and must remain stable until either CE or WE
goes HIGH at the end of the cycle. The data on the common IO
pins DQ0–7 are written into the memory if it has valid tSD, before
the end of a WE controlled WRITE or before the end of an CE
controlled WRITE. Keep OE HIGH during the entire WRITE cycle
to avoid data bus contention on common IO lines. If OE is left
LOW, internal circuitry turns off the output buffers tHZWE after WE
goes LOW.
AutoStore® Operation
The STK14C88-3 can be powered in one of three storage opera-
tions:
During normal operation, the device draws current from VCC to
charge a capacitor connected to the VCAP pin. This stored
charge is used by the chip to perform a single STORE operation.
If the voltage on the VCC pin drops below VSWITCH, the part
automatically disconnects the VCAP pin from VCC. A STORE
operation is initiated with power provided by the VCAP capacitor.
Figure 2 shows the proper connection of the storage capacitor
(VCAP) for automatic store operation. A charge storage capacitor
having a capacity of between 68 uF and 220 uF (+20%) rated at
4.7V should be provided.
To reduce unnecessary nonvolatile stores, AutoStore and
Hardware Store operations are ignored, unless at least one
WRITE operation has taken place since the most recent STORE
or RECALL cycle. Software initiated STORE cycles are
performed regardless of whether a WRITE operation has taken
place. An optional pull-up resistor is shown connected to HSB.
The HSB signal is monitored by the system to detect if an
AutoStore cycle is in progress.
If the power supply drops faster than 20 us/volt before Vcc
reaches VSWITCH, then a 1 ohm resistor should be connected
between VCC and the system supply to avoid momentary excess
of current between VCC and VCAP.
AutoStore Inhibit Mode
If an automatic STORE on power loss is not required, then VCC
is tied to ground and +3.3V is applied to VCAP (Figure 3). This is
the AutoStore Inhibit mode, where the AutoStore function is
disabled. If the STK14C88-3 is operated in this configuration,
references to VCC are changed to VCAP throughout this data
sheet. In this mode, STORE operations are triggered through
software control. It is not permissible to change between these
options “On the fly”.
Figure 2. AutoStore Mode
[+] Feedback


同様の部品番号 - STK14C88-3NF35TR

メーカー部品番号データシート部品情報
logo
Simtek Corporation
STK14C88-3NF35TR SIMTEK-STK14C88-3NF35TR Datasheet
492Kb / 17P
   32Kx8 AutoStore nvSRAM
STK14C88-3NF35TR SIMTEK-STK14C88-3NF35TR Datasheet
425Kb / 18P
   32Kx8 AutoStore nvSRAM
logo
Cypress Semiconductor
STK14C88-3NF35TR CYPRESS-STK14C88-3NF35TR Datasheet
1Mb / 18P
   256 Kbit (32K x 8) AutoStore nvSRAM Unlimited Read/Write endurance
More results

同様の説明 - STK14C88-3NF35TR

メーカー部品番号データシート部品情報
logo
Cypress Semiconductor
STK14C88-5 CYPRESS-STK14C88-5 Datasheet
535Kb / 17P
   256 Kbit (32K x 8) AutoStore nvSRAM
STK16C88 CYPRESS-STK16C88 Datasheet
468Kb / 14P
   256 Kbit (32K x 8) AutoStore nvSRAM
STK16C88-3 CYPRESS-STK16C88-3 Datasheet
456Kb / 14P
   256 Kbit (32K x 8) AutoStore nvSRAM
CY14B256LA CYPRESS-CY14B256LA Datasheet
648Kb / 21P
   256 Kbit (32K x 8) nvSRAM
CY14E256L CYPRESS-CY14E256L Datasheet
799Kb / 16P
   256-Kbit (32K x 8) nvSRAM
STK14C88-3 CYPRESS-STK14C88-3_11 Datasheet
1Mb / 18P
   256 Kbit (32K x 8) AutoStore nvSRAM Unlimited Read/Write endurance
CY14E256L CYPRESS-CY14E256L_09 Datasheet
1Mb / 18P
   256 Kbit (32K x 8) nvSRAM
CY14B256L CYPRESS-CY14B256L Datasheet
1Mb / 17P
   256-Kbit (32K x 8) nvSRAM
CY14E256LA CYPRESS-CY14E256LA Datasheet
606Kb / 19P
   256 Kbit (32K x 8) nvSRAM
CY14B256L CYPRESS-CY14B256L_09 Datasheet
657Kb / 18P
   256 Kbit (32K x 8) nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com