データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

STK11C88-NF45TR データシート(PDF) 3 Page - Cypress Semiconductor

部品番号 STK11C88-NF45TR
部品情報  256 Kbit (32K x 8) SoftStore nvSRAM
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  CYPRESS [Cypress Semiconductor]
ホームページ  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

STK11C88-NF45TR データシート(HTML) 3 Page - Cypress Semiconductor

  STK11C88-NF45TR Datasheet HTML 1Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 2Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 3Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 4Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 5Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 6Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 7Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 8Page - Cypress Semiconductor STK11C88-NF45TR Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 15 page
background image
STK11C88
Document Number: 001-50591 Rev. **
Page 3 of 15
Device Operation
The STK11C88 is a versatile memory chip that provides several
modes of operation. The STK11C88 can operate as a standard
32K x 8 SRAM. A 32K x 8 array of nonvolatile storage elements
shadow the SRAM. SRAM data can be copied from nonvolatile
memory or nonvolatile data can be recalled to the SRAM.
SRAM Read
The STK11C88 performs a READ cycle whenever CE and OE
are LOW, while WE is HIGH. The address specified on pins
A0–14 determines the 32,768 data bytes accessed. When the
READ is initiated by an address transition, the outputs are valid
after a delay of tAA (READ cycle 1). If the READ is initiated by
CE or OE, the outputs are valid at tACE or at tDOE, whichever is
later (READ cycle 2). The data outputs repeatedly respond to
address changes within the tAA access time without the need for
transitions on any control input pins, and remain valid until
another address change or until CE or OE is brought HIGH.
SRAM Write
A WRITE cycle is performed whenever CE and WE are LOW.
The address inputs must be stable prior to entering the WRITE
cycle and must remain stable until either CE or WE goes HIGH
at the end of the cycle. The data on the common IO pins DQ0–7
are written into the memory if it has valid tSD, before the end of
a WE controlled WRITE or before the end of an CE controlled
WRITE. Keep OE HIGH during the entire WRITE cycle to avoid
data bus contention on common IO lines. If OE is left LOW,
internal circuitry turns off the output buffers tHZWE after WE goes
LOW.
Software STORE
Data is transferred from the SRAM to the nonvolatile memory by
a software address sequence. The STK11C88 software STORE
cycle is initiated by executing sequential CE controlled READ
cycles from six specific address locations in exact order. During
the STORE cycle, an erase of the previous nonvolatile data is
first performed, followed by a program of the nonvolatile
elements. When a STORE cycle is initiated, input and output are
disabled until the cycle is completed.
Because a sequence of READs from specific addresses is used
for STORE initiation, it is important that no other READ or WRITE
accesses intervene in the sequence. If they intervene, the
sequence is aborted and no STORE or RECALL takes place.
To initiate the software STORE cycle, the following READ
sequence is performed:
1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0FC0, Initiate STORE cycle
The software sequence is clocked with CE controlled READs.
When the sixth address in the sequence is entered, the STORE
cycle commences and the chip is disabled. It is important that
READ cycles and not WRITE cycles are used in the sequence.
It is not necessary that OE is LOW for a valid sequence. After the
tSTORE cycle time is fulfilled, the SRAM is again activated for
READ and WRITE operation.
Software RECALL
Data is transferred from the nonvolatile memory to the SRAM by
a software address sequence. A software RECALL cycle is
initiated with a sequence of READ operations in a manner similar
to the software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE controlled READ operations is
performed:
1. Read address 0x0E38, Valid READ
2. Read address 0x31C7, Valid READ
3. Read address 0x03E0, Valid READ
4. Read address 0x3C1F, Valid READ
5. Read address 0x303F, Valid READ
6. Read address 0x0C63, Initiate RECALL cycle
Internally, RECALL is a two step procedure. First, the SRAM data
is cleared, and then the nonvolatile information is transferred into
the SRAM cells. After the tRECALL cycle time, the SRAM is once
again ready for READ and WRITE operations. The RECALL
operation does not alter the data in the nonvolatile elements. The
nonvolatile data can be recalled an unlimited number of times.
Hardware RECALL (Power Up)
During power up or after any low power condition (VCC<VRESET),
an internal RECALL request is latched. When VCC once again
exceeds the sense voltage of VSWITCH, a RECALL cycle is
automatically initiated and takes tHRECALL to complete.
If the STK11C88 is in a WRITE state at the end of power up
RECALL, the SRAM data is corrupted. To help avoid this
situation, a 10 Kohm resistor is connected either between WE
and system VCC or between CE and system VCC.
[+] Feedback


同様の部品番号 - STK11C88-NF45TR

メーカー部品番号データシート部品情報
logo
Simtek Corporation
STK11C88-NF45TR SIMTEK-STK11C88-NF45TR Datasheet
386Kb / 14P
   32Kx8 SoftStore nvSRAM
STK11C88-NF45TR SIMTEK-STK11C88-NF45TR Datasheet
368Kb / 16P
   32Kx8 SoftStore nvSRAM
More results

同様の説明 - STK11C88-NF45TR

メーカー部品番号データシート部品情報
logo
Cypress Semiconductor
CY14B256LA CYPRESS-CY14B256LA Datasheet
648Kb / 21P
   256 Kbit (32K x 8) nvSRAM
CY14E256L CYPRESS-CY14E256L Datasheet
799Kb / 16P
   256-Kbit (32K x 8) nvSRAM
CY14E256L CYPRESS-CY14E256L_09 Datasheet
1Mb / 18P
   256 Kbit (32K x 8) nvSRAM
CY14B256L CYPRESS-CY14B256L Datasheet
1Mb / 17P
   256-Kbit (32K x 8) nvSRAM
CY14E256LA CYPRESS-CY14E256LA Datasheet
606Kb / 19P
   256 Kbit (32K x 8) nvSRAM
CY14B256L CYPRESS-CY14B256L_09 Datasheet
657Kb / 18P
   256 Kbit (32K x 8) nvSRAM
logo
Simtek Corporation
U631H256 SIMTEK-U631H256 Datasheet
246Kb / 13P
   SoftStore 32K x 8 nvSRAM
logo
List of Unclassifed Man...
U631H256 ETC1-U631H256 Datasheet
140Kb / 13P
   SoftStore 32K x 8 nvSRAM
logo
Cypress Semiconductor
STK14C88-3 CYPRESS-STK14C88-3 Datasheet
618Kb / 17P
   256 Kbit (32K x 8) AutoStore nvSRAM
STK16C88 CYPRESS-STK16C88 Datasheet
468Kb / 14P
   256 Kbit (32K x 8) AutoStore nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com