データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74AUP2G80RSER データシート(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
部品番号 SN74AUP2G80RSER
部品情報  LOW-POWER DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

SN74AUP2G80RSER データシート(HTML) 9 Page - Texas Instruments

Back Button SN74AUP2G80RSER Datasheet HTML 5Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 6Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 7Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 8Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 9Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 10Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 11Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 12Page - Texas Instruments SN74AUP2G80RSER Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 14 page
background image
VM
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
1 MΩ
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
tPLH
tPHL
tPHL
tPLH
VOH
VOH
VOL
VOL
VI
0 V
Input
Output
Output
VM
VM
VM
VM
VM
5, 10, 15, 30 pF
VCC/2
VCC
VCC = 1.2 V
± 0.1 V
VCC = 0.8 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
CL
VM
VI
5, 10, 15, 30 pF
VCC/2
VCC
5, 10, 15, 30 pF
VCC/2
VCC
th
tsu
Data Input
Timing Input
VCC
0 V
VCC
0 V
0 V
tw
Input
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATION
VCC/2
VCC/2
VCC/2
VCC/2
VCC
VCC/2
SN74AUP2G80
www.ti.com
SCES756 – DECEMBER 2009
PARAMETER MEASUREMENT INFORMATION
(Propagation Delays, Setup and Hold Times, and Pulse Width)
A.
CL includes probe and jig capacitance.
B.
Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output
control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the
output control.
C.
All input pulses are supplied by generators having the following characteristics: PRR
≤ 10 MHz, ZO = 50 Ω, for
propagation delays tr/tf = 3 ns, for setup and hold times and pulse width tr/tf = 1.2 ns.
D.
The outputs are measured one at a time, with one transition per measurement.
E.
tPLH and tPHL are the same as tpd.
F.
All parameters and waveforms are not applicable to all devices.
Figure 3. Load Circuit and Voltage Waveforms
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Link(s): SN74AUP2G80


同様の部品番号 - SN74AUP2G80RSER

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74AUP2G00 TI1-SN74AUP2G00 Datasheet
695Kb / 20P
[Old version datasheet]   LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE
SN74AUP2G00-Q1 TI1-SN74AUP2G00-Q1 Datasheet
406Kb / 14P
[Old version datasheet]   LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE
SN74AUP2G00DCUR TI1-SN74AUP2G00DCUR Datasheet
695Kb / 20P
[Old version datasheet]   LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE
SN74AUP2G00DQER TI1-SN74AUP2G00DQER Datasheet
695Kb / 20P
[Old version datasheet]   LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE
SN74AUP2G00QDCURQ1 TI1-SN74AUP2G00QDCURQ1 Datasheet
406Kb / 14P
[Old version datasheet]   LOW-POWER DUAL 2-INPUT POSITIVE-NAND GATE
More results

同様の説明 - SN74AUP2G80RSER

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74AUP2G79 TI-SN74AUP2G79 Datasheet
291Kb / 14P
[Old version datasheet]   LOW-POWER DUAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP
logo
Fairchild Semiconductor
74AC74 FAIRCHILD-74AC74 Datasheet
104Kb / 9P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
National Semiconductor ...
54AC74 NSC-54AC74 Datasheet
180Kb / 8P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
Texas Instruments
SN74AUC2G79 TI-SN74AUC2G79 Datasheet
278Kb / 12P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUC2G80 TI1-SN74AUC2G80_16 Datasheet
851Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80 TI-SN74LVC2G80_08 Datasheet
459Kb / 14P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVC2G80 TI-SN74LVC2G80 Datasheet
279Kb / 13P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
logo
Fairchild Semiconductor
74AC74 FAIRCHILD-74AC74_05 Datasheet
111Kb / 10P
   Dual D-Type Positive Edge-Triggered Flip-Flop
logo
Texas Instruments
SN74LV74A-Q1 TI1-SN74LV74A-Q1_15 Datasheet
847Kb / 15P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
logo
Motorola, Inc
MC5474F74 MOTOROLA-MC5474F74 Datasheet
67Kb / 3P
   DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com