データシートサーチシステム |
|
ST7533 データシート(PDF) 10 Page - Sitronix Technology Co., Ltd. |
|
ST7533 データシート(HTML) 10 Page - Sitronix Technology Co., Ltd. |
10 / 60 page ST7533 Ver 1.0 10/60 2003/07/21 Pin Name I/O Function No. of Pins CLS I Terminal to select whether or enable or disable the display clock internal oscillator circuit. CLS = “H” : used Internal oscillator circuit . CLS = “L” : used external clock input .(internal oscillator is disable) When CLS = “L”, input the display clock through the CL terminal. 1 M/S I This terminal selects the master/slave operation for the ST7533 Series chips. Master operation outputs the timing signals that are required for the LCD display, while slave operation input the timing signals required for the liquid crystal display, Synchronizing the liquid crystal display system. M/S = “H” Master operation M/S = “L” Slave operation M/S CLS Oscillator Circuit Power Supply Circuit CL FR FRS DOF “H” “H” “L” Enabled Disabled Enabled Enabled Output Input Output Output Output Output Output Output “L” “H” “L” Disabled Disabled Disabled Disabled Input Input Input Input Output Output Input Input 1 CL I/O This is the display clock input terminal The following is true depending on the M/S and CLS status. M/S CLS CL “H” “H” “L” Output Input “L” “H” “L” Input Input 1 FR O This is the liquid crystal alternating current signal terminal. 1 /DOF O This is the LCD blanking control terminal. 1 FRS O This is the output terminal for the static drive. This terminal is only enabled when the static indicator display is ON and is used in conjunction with the FR terminal. 1 IRS I This terminal selects the resistors for the V5 voltage level adjustment. IRS = “H”: Use the internal resistors IRS = “L”: Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal 1 /HPM I This is the power control terminal for the power supply circuit for liquid crystal drive. /HPM = “H”: Normal mode /HPM = “L”: High power mode 1 SEL1 I These pins are DUTY selection. SEL 1 DUTY BIAS 0 1/33 1/5 or 1/6 1 1/17 1/5 or 1/6 1 TEST0 ~ 5 I These are terminals for IC testing . TEST0 (PAD No.65) must connect to VDD TEST1 ~ 5 must floating 6 |
同様の部品番号 - ST7533 |
|
同様の説明 - ST7533 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |