STM32F100V6T6BTR datasheet(66/84 Pages) STMICROELECTRONICS

部品番号	STM32F100V6T6BTR

部品情報	Low & medium-density value line, advanced ARM-based 32-bit MCU Low & medium-density value line, advanced ARM-based 32-bit MCU

Download	84 Pages

Scroll/Zoom	100%

メーカー	STMICROELECTRONICS [STMicroelectronics]

ホームページ	http://www.st.com

Logo

66 / 84 page

Electrical characteristics

STM32F100x4, STM32F100x6, STM32F100x8, STM32F100xB

66/84

Doc ID 16455 Rev 2

Equation 1: RAIN max formula:

Table 41.

ADC characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDDA

Power supply

2.4

3.6

V

VREF+

Positive reference voltage

2.4

VDDA

V

IVREF

Current on the VREF input

160(1)

220(1)

µA

fADC

ADC clock frequency

0.6

10

MHz

fS

(2)

Sampling rate

0.05

1

MHz

fTRIG

(2)

External trigger frequency

fADC = 12 MHz

823

kHz

17

1/fADC

VAIN

(3)

Conversion voltage range

0 (VSSA tied to

ground)

VREF+

V

RAIN

(2)

External input impedance

See Equation 1 and

Table 42 for details

50

k



RADC

(2)

Sampling switch resistance

1

k



CADC

(2)

Internal sample and hold

capacitor

8pF

tCAL

(2)

Calibration time

fADC = 12 MHz

5.9

µs

83

1/fADC

tlat

(2)

Injection trigger conversion

latency

fADC = 12 MHz

0.214

µs

3(4)

1/fADC

tlatr

(2)

Regular trigger conversion

latency

fADC = 12 MHz

0.143

µs

2(4)

1/fADC

tS

(2)

Sampling time

fADC = 12 MHz

0.125

17.1

µs

1.5

239.5

1/fADC

tSTAB

(2)

Power-up time

0

1

µs

tCONV

(2)

Total conversion time

(including sampling time)

fADC = 12 MHz

1.17

21

µs

14 to 252 (tS for sampling +12.5 for

successive approximation)

1/fADC

1.

Based on characterization results, not tested in production.

2.

Guaranteed by design, not tested in production.

3.

In devices delivered in LQFP packages, VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.

Devices that come in the TFBGA64 package have a VREF+ pin but no VREF- pin (VREF- is internally connected to VSSA),

see Table 4: STM32F100xx pin definitions and Figure 6.

4.

For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 41.

R

AIN

T

S

f

ADC

C

ADC

2

N2

+



ln



--------------------------------------------------------------

R

ADC

–



同様の部品番号 - STM32F100V6T6BTR

メーカー	部品番号	データシート	部品情報
STMicroelectronics	STM32F100VC	1Mb / 106P	Clock, reset and supply management March 2016 Rev 10
	STM32F100VCT6	1Mb / 98P	High-density value line, advanced ARM-based 32-bit MCU with 256 to 512 KB Flash, 16 timers, ADC, DAC & 11 comm interfaces
	STM32F100VCT6BTR	1Mb / 98P	High-density value line, advanced ARM-based 32-bit MCU
	STM32F100VCT7BTR	1Mb / 98P	High-density value line, advanced ARM-based 32-bit MCU
	STM32F100VD	1Mb / 106P	Clock, reset and supply management March 2016 Rev 10

More results

同様の説明 - STM32F100V6T6BTR

メーカー	部品番号	データシート	部品情報
STMicroelectronics	STM32F100RC	1Mb / 98P	High-density value line, advanced ARM-based 32-bit MCU
	STM32F051X4	1Mb / 104P	Low- and medium-density advanced ARM??based 32-bit MCU
	CD00253742	2Mb / 120P	XL-density performance line ARM-based 32-bit MCU
	CD00161566	1Mb / 105P	Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces August 2013
	CD00191174	1Mb / 112P	High-density access line, ARM-based 32-bit MCU
	STM32F103ZET7	1Mb / 130P	High-density performance line ARM-based 32-bit MCU
	STM32F103VFT6TR	2Mb / 120P	XL-density performance line ARM-based 32-bit MCU
	STM32F103VFT6	2Mb / 120P	XL-density performance line ARM-based 32-bit MCU
	STM32F107VBT6	1Mb / 103P	Connectivity line, ARM-based 32-bit MCU
List of Unclassifed Man...	XPT32P001	345Kb / 1P	ARM-based 32-bit MCU