データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74AUP1G80GF データシート(PDF) 10 Page - NXP Semiconductors

部品番号 74AUP1G80GF
部品情報  Low-power D-type flip-flop; positive-edge trigger
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

74AUP1G80GF データシート(HTML) 10 Page - NXP Semiconductors

Back Button 74AUP1G80GF Datasheet HTML 6Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 7Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 8Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 9Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 10Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 11Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 12Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 13Page - NXP Semiconductors 74AUP1G80GF Datasheet HTML 14Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
74AUP1G80_1
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 01 — 20 October 2006
10 of 18
NXP Semiconductors
74AUP1G80
Low-power D-type flip-flop; positive-edge trigger
[1]
All typical values are measured at nominal VCC.
[2]
tpd is the same as tPLH and tPHL.
[3]
CPD is used to determine the dynamic power dissipation (PD in µW).
PD =CPD × VCC2 × fi × N+ Σ(CL × VCC2 × fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
Σ(CL × VCC2 × fo) = sum of the outputs.
tsu(L)
set-up time
LOW
D to CP; see Figure 8
VCC = 0.8 V
-
1.7
-
-
-
-
-
ns
VCC = 1.1 V to 1.3 V
-
0.3
-
2.0
-
2.0
-
ns
VCC = 1.4 V to 1.6 V
-
0.2
-
1.3
-
1.3
-
ns
VCC = 1.65 V to 1.95 V
-
0.2
-
1.1
-
1.1
-
ns
VCC = 2.3 V to 2.7 V
-
0.3
-
0.8
-
0.8
-
ns
VCC = 3.0 V to 3.6 V
-
0.3
-
0.7
-
0.7
-
ns
th
hold time
D to CP; see Figure 8
VCC = 0.8 V
-
-2.1
-
-
-
-
-
ns
VCC = 1.1 V to 1.3 V
-
-0.4
-
0.2
-
0.2
-
ns
VCC = 1.4 V to 1.6 V
-
-0.3
-
0.1
-
0.1
-
ns
VCC = 1.65 V to 1.95 V
-
-0.2
-
0
-
0
-
ns
VCC = 2.3 V to 2.7 V
-
-0.2
-
0
-
0
-
ns
VCC = 3.0 V to 3.6 V
-
-0.3
-
0
-
0
-
ns
tW
pulse width
CP HIGH or LOW;
see Figure 8
VCC = 0.8 V
-
5.2
-
-
-
-
-
ns
VCC = 1.1 V to 1.3 V
-
1.0
-
3.0
-
3.0
-
ns
VCC = 1.4 V to 1.6 V
-
0.8
-
2.0
-
2.0
-
ns
VCC = 1.65 V to 1.95 V
-
0.6
-
2.0
-
2.0
-
ns
VCC = 2.3 V to 2.7 V
-
0.5
-
2.0
-
2.0
-
ns
VCC = 3.0 V to 3.6 V
-
0.5
-
2.0
-
2.0
-
ns
CPD
power
dissipation
capacitance
fi = 1 MHz;
VI = GND to VCC
[3]
VCC = 0.8 V
-
1.8
-
-
-
-
-
pF
VCC = 1.1 V to 1.3 V
-
1.8
-
-
-
-
-
pF
VCC = 1.4 V to 1.6 V
-
1.9
-
-
-
-
-
pF
VCC = 1.65 V to 1.95 V
-
2.0
-
-
-
-
-
pF
VCC = 2.3 V to 2.7 V
-
2.4
-
-
-
-
-
pF
VCC = 3.0 V to 3.6 V
-
2.9
-
-
-
-
-
pF
Table 8.
Dynamic characteristics …continued
Voltages are referenced to GND (ground=0V; for test circuit see Figure 9
Symbol Parameter
Conditions
25
°C
−40 °C to +125 °C
Unit
Min
Typ[1]
Max
Min
(85
°C)
Max
(85
°C)
Min
(125
°C)
Max
(125
°C)


同様の部品番号 - 74AUP1G80GF

メーカー部品番号データシート部品情報
logo
Nexperia B.V. All right...
74AUP1G80GM NEXPERIA-74AUP1G80GM Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
74AUP1G80GN NEXPERIA-74AUP1G80GN Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
74AUP1G80GS NEXPERIA-74AUP1G80GS Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
74AUP1G80GW NEXPERIA-74AUP1G80GW Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
74AUP1G80GX NEXPERIA-74AUP1G80GX Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
More results

同様の説明 - 74AUP1G80GF

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74AUP1G79 PHILIPS-74AUP1G79 Datasheet
97Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 01-12 September 2005
74AUP1G79 NXP-74AUP1G79 Datasheet
113Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 03-3 August 2009
logo
Nexperia B.V. All right...
74AUP1G79 NEXPERIA-74AUP1G79 Datasheet
305Kb / 21P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 8 - 24 January 2022
74AUP1G80 NEXPERIA-74AUP1G80 Datasheet
295Kb / 20P
   Low-power D-type flip-flop; positive-edge trigger
Rev. 7 - 23 January 2023
logo
NXP Semiconductors
74AUP2G80 NXP-74AUP2G80 Datasheet
95Kb / 18P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 02-1 August 2007
74AUP2G79 NXP-74AUP2G79 Datasheet
114Kb / 21P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 04-30 June 2009
logo
Nexperia B.V. All right...
74AUP2G79-Q100 NEXPERIA-74AUP2G79-Q100 Datasheet
235Kb / 15P
   Low-power dual D-type flip-flop; positive-edge trigger
logo
NXP Semiconductors
74AUP2G80 PHILIPS-74AUP2G80 Datasheet
94Kb / 18P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 01-25 August 2006
74AUP2G80 NXP-74AUP2G80_08 Datasheet
111Kb / 20P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 04-2 June 2008
logo
Nexperia B.V. All right...
74AUP2G79 NEXPERIA-74AUP2G79 Datasheet
279Kb / 19P
   Low-power dual D-type flip-flop; positive-edge trigger
Rev. 11 - 3 December 2020
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com