データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74AUP1T58GW データシート(PDF) 5 Page - NXP Semiconductors

部品番号 74AUP1T58GW
部品情報  Low-power configurable gate with voltage-level translator
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  NXP [NXP Semiconductors]
ホームページ  http://www.nxp.com
Logo NXP - NXP Semiconductors

74AUP1T58GW データシート(HTML) 5 Page - NXP Semiconductors

  74AUP1T58GW Datasheet HTML 1Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 2Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 3Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 4Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 5Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 6Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 7Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 8Page - NXP Semiconductors 74AUP1T58GW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
74AUP1T58_2
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 — 29 September 2009
5 of 17
NXP Semiconductors
74AUP1T58
Low-power configurable gate with voltage-level translator
8.
Limiting values
[1]
The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.
[2]
For SC-88 package: above 87.5
°C the value of P
tot derates linearly with 4.0 mW/K.
For XSON6 packages: above 118
°C the value of P
tot derates linearly with 7.8 mW/K.
9.
Recommended operating conditions
Fig 11. Inverter
001aab694
B
B6
Y
1
5
2
4
3Y
VCC
Table 6.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
−0.5
+4.6
V
IIK
input clamping current
VI <0V
−50
-
mA
VI
input voltage
[1]
−0.5
+4.6
V
IOK
output clamping current
VO <0V
−50
-
mA
VO
output voltage
Active mode and Power-down mode
[1]
−0.5
+4.6
V
IO
output current
VO =0 VtoVCC
-
±20
mA
ICC
supply current
-
50
mA
IGND
ground current
−50
-
mA
Tstg
storage temperature
−65
+150
°C
Ptot
total power dissipation
Tamb = −40 °C to +125 °C
[2] -
250
mW
Table 7.
Recommended operating conditions
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
2.3
3.6
V
VI
input voltage
0
3.6
V
VO
output voltage
Active mode
0
VCC
V
Power-down mode; VCC = 0 V
0
3.6
V
Tamb
ambient temperature
−40
+125
°C


同様の部品番号 - 74AUP1T58GW

メーカー部品番号データシート部品情報
logo
Nexperia B.V. All right...
74AUP1T58GW NEXPERIA-74AUP1T58GW Datasheet
267Kb / 18P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 26 January 2022
More results

同様の説明 - 74AUP1T58GW

メーカー部品番号データシート部品情報
logo
Fairchild Semiconductor
74AUP1T97 FAIRCHILD-74AUP1T97 Datasheet
530Kb / 11P
   Low Power Configurable Gate with Voltage-Level Translator
logo
Nexperia B.V. All right...
74AUP1T97-Q100 NEXPERIA-74AUP1T97-Q100 Datasheet
235Kb / 15P
   Low-power configurable gate with voltage-level translator
Rev. 3 - 27 January 2022
74AUP1T58 NEXPERIA-74AUP1T58 Datasheet
267Kb / 18P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 26 January 2022
logo
NXP Semiconductors
74AUP1T97 NXP-74AUP1T97 Datasheet
89Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 01-25 October 2007
logo
Nexperia B.V. All right...
74AUP1T98-Q100 NEXPERIA-74AUP1T98-Q100 Datasheet
225Kb / 14P
   Low-power configurable gate with voltage-level translator
74AUP1T57 NEXPERIA-74AUP1T57 Datasheet
265Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 26 January 2022
logo
NXP Semiconductors
74AUP1T57 NXP-74AUP1T57 Datasheet
102Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 02-3 August 2009
logo
Nexperia B.V. All right...
74AUP1T97 NEXPERIA-74AUP1T97 Datasheet
280Kb / 19P
   Low-power configurable gate with voltage-level translator
Rev. 8 - 27 January 2022
logo
NXP Semiconductors
74AUP1T98 NXP-74AUP1T98 Datasheet
99Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 01-6 March 2008
logo
Nexperia B.V. All right...
74AUP1T98 NEXPERIA-74AUP1T98 Datasheet
263Kb / 17P
   Low-power configurable gate with voltage-level translator
Rev. 7 - 27 January 2022
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com