データシートサーチシステム |
|
LM3S6950-IQC25-A2 データシート(PDF) 5 Page - Texas Instruments |
|
LM3S6950-IQC25-A2 データシート(HTML) 5 Page - Texas Instruments |
5 / 584 page 10 General-Purpose Timers ...................................................................................... 220 10.1 Block Diagram ............................................................................................................ 221 10.2 Functional Description ................................................................................................. 221 10.2.1 GPTM Reset Conditions .............................................................................................. 222 10.2.2 32-Bit Timer Operating Modes ...................................................................................... 222 10.2.3 16-Bit Timer Operating Modes ...................................................................................... 223 10.3 Initialization and Configuration ..................................................................................... 227 10.3.1 32-Bit One-Shot/Periodic Timer Mode ........................................................................... 227 10.3.2 32-Bit Real-Time Clock (RTC) Mode ............................................................................. 228 10.3.3 16-Bit One-Shot/Periodic Timer Mode ........................................................................... 228 10.3.4 16-Bit Input Edge Count Mode ..................................................................................... 229 10.3.5 16-Bit Input Edge Timing Mode .................................................................................... 229 10.3.6 16-Bit PWM Mode ....................................................................................................... 230 10.4 Register Map .............................................................................................................. 230 10.5 Register Descriptions .................................................................................................. 231 11 Watchdog Timer ................................................................................................... 256 11.1 Block Diagram ............................................................................................................ 257 11.2 Functional Description ................................................................................................. 257 11.3 Initialization and Configuration ..................................................................................... 258 11.4 Register Map .............................................................................................................. 258 11.5 Register Descriptions .................................................................................................. 259 12 Universal Asynchronous Receivers/Transmitters (UARTs) ............................. 280 12.1 Block Diagram ............................................................................................................ 281 12.2 Functional Description ................................................................................................. 281 12.2.1 Transmit/Receive Logic ............................................................................................... 281 12.2.2 Baud-Rate Generation ................................................................................................. 282 12.2.3 Data Transmission ...................................................................................................... 283 12.2.4 Serial IR (SIR) ............................................................................................................. 283 12.2.5 FIFO Operation ........................................................................................................... 284 12.2.6 Interrupts .................................................................................................................... 284 12.2.7 Loopback Operation .................................................................................................... 285 12.2.8 IrDA SIR block ............................................................................................................ 285 12.3 Initialization and Configuration ..................................................................................... 285 12.4 Register Map .............................................................................................................. 286 12.5 Register Descriptions .................................................................................................. 287 13 Synchronous Serial Interface (SSI) .................................................................... 321 13.1 Block Diagram ............................................................................................................ 321 13.2 Functional Description ................................................................................................. 322 13.2.1 Bit Rate Generation ..................................................................................................... 322 13.2.2 FIFO Operation ........................................................................................................... 322 13.2.3 Interrupts .................................................................................................................... 322 13.2.4 Frame Formats ........................................................................................................... 323 13.3 Initialization and Configuration ..................................................................................... 330 13.4 Register Map .............................................................................................................. 331 13.5 Register Descriptions .................................................................................................. 332 14 Inter-Integrated Circuit (I2C) Interface ................................................................ 358 14.1 Block Diagram ............................................................................................................ 359 5 April 04, 2010 Texas Instruments-Production Data Stellaris® LM3S6950 Microcontroller |
同様の部品番号 - LM3S6950-IQC25-A2 |
|
同様の説明 - LM3S6950-IQC25-A2 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |