データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CDCE949 データシート(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
部品番号 CDCE949
部品情報  Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CDCE949 データシート(HTML) 11 Page - Texas Instruments

Back Button CDCE949 Datasheet HTML 7Page - Texas Instruments CDCE949 Datasheet HTML 8Page - Texas Instruments CDCE949 Datasheet HTML 9Page - Texas Instruments CDCE949 Datasheet HTML 10Page - Texas Instruments CDCE949 Datasheet HTML 11Page - Texas Instruments CDCE949 Datasheet HTML 12Page - Texas Instruments CDCE949 Datasheet HTML 13Page - Texas Instruments CDCE949 Datasheet HTML 14Page - Texas Instruments CDCE949 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 31 page
background image
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Table 4. Factory Default Setting for Control Terminal Register
Y1
PLL1 SETTING
PLL2 SETTING
PLL3 SETTING
PLL4 SETTING
EXTERNAL
Output
Freq.
SSC
Output
Freq.
SSC
Output
Freq.
SSC
Output
Freq.
SSC
Output
CONTROL-PINS(1)
Select
Select
Sel.
Select
Select
Sel.
Select
Select
Sel.
Select
Select
Sel.
Select
S2
S1
S0
Y1
FS1
SSC1
Y2Y3
FS2
SSC2
Y4Y5
FS3
SSC3
Y6Y7
FS4
SSC4
Y8Y9
0
3-State
fVCO1_0
off
3-State
fVCO2_0
off
3-State
fVCO3_0
off
3-State
fVCO4_0
off
3-State
SCL (I2C)
SDA (I2C)
1
enabled
fVCO1_0
off
enabled
fVCO2_0
off
enabled
fVCO3_0
off
enabled
fVCO4_0
off
enabled
SCL (I2C)
SDA (I2C)
(1)
In default mode or when programmed respectively, S1 and S2 act as a serial programming interface, SDA/SCL. In this mode, they have
no control-pin function, but are internally interpreted as if S1=0 and S2=0. S0, however, is a control-pin which in the default mode
switches all outputs ON or OFF (as pre-defined above).
SDA/SCL SERIAL INTERFACE
The CDCE949/CDCEL949 operates as a slave device on the 2-wire serial SDA/SCL bus, compatible with the
popular SMBus or I2C™ specification. It operates in the standard-mode transfer (up to 100 kbps) and fast-mode
transfer (up to 400 kbps) and supports 7-bit addressing.
The S1/SDA and S2/SCL pins of the CDC9xx are dual-function pins. In the default configuration they are used as
SDA/SCL serial programming interface. They can be reprogrammed as general purpose control pins, S1 and S2,
by changing the corresponding EEPROM setting, Byte 02, Bit [6].
DATA PROTOCOL
The device supports Byte Write and Byte Read and Block Write and Block Read operations.
For Byte Write/Read operations, the system controller can individually access addressed bytes.
For Block Write/Read operations, the bytes are accessed in sequential order from lowest to highest byte (with
most significant bit first) with the ability to stop after any complete byte has been transferred. The number of
bytes read out is defined by the Byte Count field in the Generic Configuration Register. During a Block Read
instruction, the entire number of bytes defined in Byte Count must be read out to correctly finish the read cycle.
When a byte is sent to the device, it is written into the internal register and immediately takes effect. This applies
to each transferred byte, whether in a Byte Write or a Block Write sequence.
If the EEPROM Write Cycle is initiated, the internal SDA register contents are written into the EEPROM. During
this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can
be read during the programming sequence (Byte Read or Block Read). The programming status can be
monitored by reading EEPIP, Byte 01–Bit [6].
The offset of the indexed byte is encoded in the command code, as described in Table 6.
Table 5. Slave Receiver Address (7 bits)
Device
A6
A5
A4
A3
A2
A1(1)
A0(1)
R/W
CDCE913/CDCEL913
1
1
0
0
1
0
1
1/0
CDCE925/CDCEL925
1
1
0
0
1
0
0
1/0
CDCE937/CDCEL937
1
1
0
1
1
0
1
1/0
CDCE949/CDCEL949
1
1
0
1
1
0
0
1/0
(1)
Address bits A0 and A1 are programmable via the SDA/SCL bus (Byte 01, Bit [1:0]). This allows addressing up to 4 devices connected
to the same SDA/SCL bus. The least significant bit of the address byte designates a write or read operation.
Copyright © 2007–2010, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Link(s): CDCE949 CDCEL949


同様の部品番号 - CDCE949

メーカー部品番号データシート部品情報
logo
Texas Instruments
CDCE949 TI-CDCE949 Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCE949 TI-CDCE949 Datasheet
376Kb / 21P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
CDCE949-Q1 TI1-CDCE949-Q1 Datasheet
717Kb / 32P
[Old version datasheet]   PROGRAMMABLE 4-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-,V and 3.3-V LVCMOS OUTPUTS
CDCE949PW TI-CDCE949PW Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCE949PWG4 TI-CDCE949PWG4 Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
More results

同様の説明 - CDCE949

メーカー部品番号データシート部品情報
logo
Texas Instruments
CDCE949 TI-CDCE949 Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCE949-Q1 TI1-CDCE949-Q1 Datasheet
717Kb / 32P
[Old version datasheet]   PROGRAMMABLE 4-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-,V and 3.3-V LVCMOS OUTPUTS
CDCE925 TI-CDCE925 Datasheet
485Kb / 27P
[Old version datasheet]   PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS
CDCE937 TI-CDCE937_10 Datasheet
481Kb / 30P
[Old version datasheet]   Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs
CDCE937-Q1 TI1-CDCE937-Q1 Datasheet
688Kb / 30P
[Old version datasheet]   PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V, AND 3.3-V LVCMOS OUTPUTS
CDCE937-Q1 TI1-CDCE937-Q1_15 Datasheet
902Kb / 30P
[Old version datasheet]   PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER
CDCE913 TI1-CDCE913_15 Datasheet
1Mb / 35P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer
CDCE913-Q1 TI1-CDCE913-Q1 Datasheet
897Kb / 27P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer
logo
Integrated Device Techn...
MPC9600AE IDT-MPC9600AE Datasheet
384Kb / 15P
   Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver
logo
Integrated Circuit Syst...
ICS271 ICST-ICS271 Datasheet
170Kb / 8P
   Triple PLL Field Programmable VCXO Clock Synthesizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com