データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

KM48S8030D データシート(PDF) 7 Page - Samsung semiconductor

部品番号 KM48S8030D
部品情報  64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SAMSUNG [Samsung semiconductor]
ホームページ  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM48S8030D データシート(HTML) 7 Page - Samsung semiconductor

Back Button KM48S8030D Datasheet HTML 3Page - Samsung semiconductor KM48S8030D Datasheet HTML 4Page - Samsung semiconductor KM48S8030D Datasheet HTML 5Page - Samsung semiconductor KM48S8030D Datasheet HTML 6Page - Samsung semiconductor KM48S8030D Datasheet HTML 7Page - Samsung semiconductor KM48S8030D Datasheet HTML 8Page - Samsung semiconductor KM48S8030D Datasheet HTML 9Page - Samsung semiconductor KM48S8030D Datasheet HTML 10Page - Samsung semiconductor KM48S8030D Datasheet HTML 11Page - Samsung semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
KM48S8030D
CMOS SDRAM
Rev. 0.0 May 1999
AC OPERATING TEST CONDITIONS(VDD = 3.3V
± 0.3V, TA = 0 to 70°C)
Parameter
Value
Unit
Input levels (Vih/Vil)
2.4/0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr/tf = 1/1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
VOH (DC) = 2.4V, IOH = -2mA
VOL (DC) = 0.4V, IOL = 2mA
Vtt = 1.4V
50
Output
50pF
Z0 = 50
(Fig. 2) AC output load circuit
(Fig. 1) DC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
Note
-A
-8
-H
-L
Row active to row active delay
tRRD(min)
15
16
20
20
ns
1
RAS to CAS delay
tRCD(min)
20
20
20
20
ns
1
Row precharge time
tRP(min)
20
20
20
20
ns
1
Row active time
tRAS(min)
45
48
50
50
ns
1
tRAS(max)
100
us
Row cycle time
tRC(min)
65
68
70
70
ns
1
Last data in to row precharge
tRDL(min)
2
CLK
2
Last data in to Active delay
tDAL(min)
2 CLK + 20 ns
Last data in to new col. address delay
tCDL(min)
1
CLK
2
Last data in to burst stop
tBDL(min)
1
CLK
2
Col. address to col. address delay
tCCD(min)
1
CLK
3
Number of valid output data
CAS latency=3
2
ea
4
CAS latency=2
-
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Notes :


同様の部品番号 - KM48S8030D

メーカー部品番号データシート部品情報
logo
Samsung semiconductor
KM48S8030 SAMSUNG-KM48S8030 Datasheet
82Kb / 8P
   2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C SAMSUNG-KM48S8030C Datasheet
82Kb / 8P
   2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030CT-G/FA SAMSUNG-KM48S8030CT-G/FA Datasheet
82Kb / 8P
   2M x 8Bit x 4 Banks Synchronous DRAM
More results

同様の説明 - KM48S8030D

メーカー部品番号データシート部品情報
logo
Samsung semiconductor
K4S640832F SAMSUNG-K4S640832F Datasheet
118Kb / 11P
   64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640832E SAMSUNG-K4S640832E Datasheet
126Kb / 10P
   64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640832C SAMSUNG-K4S640832C Datasheet
130Kb / 11P
   64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640832D SAMSUNG-K4S640832D Datasheet
128Kb / 10P
   64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640432D SAMSUNG-K4S640432D Datasheet
128Kb / 10P
   64Mbit SDRAM 4M x 4Bit x 4 Banks Synchronous DRAM LVTTL
K4S641632D SAMSUNG-K4S641632D Datasheet
115Kb / 11P
   64Mbit SDRAM 1M x 16Bit x 4 Banks Synchronous DRAM LVTTL
K4S641632F SAMSUNG-K4S641632F Datasheet
133Kb / 11P
   64Mbit SDRAM 1M x 16Bit x 4 Banks Synchronous DRAM LVTTL
KM48S16030A SAMSUNG-KM48S16030A Datasheet
150Kb / 11P
   128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S16030B SAMSUNG-KM48S16030B Datasheet
133Kb / 11P
   128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
logo
Hynix Semiconductor
HY57V64820HG HYNIX-HY57V64820HG Datasheet
134Kb / 11P
   4 Banks x 2M x 8Bit Synchronous DRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com