データシートサーチシステム |
|
KM684000BLGI-5L データシート(PDF) 7 Page - Samsung semiconductor |
|
KM684000BLGI-5L データシート(HTML) 7 Page - Samsung semiconductor |
7 / 9 page KM684000B Family CMOS SRAM Revision 3.0 September 1998 7 TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled) Address CS tCW(2) tWR(4) TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled) Address CS tWC tWR(4) tAS(3) tWP(1) tDW tDH tOW tWHZ Data Undefined Data Valid WE Data in Data out tDW tDH Data Valid WE Data in Data out High-Z High-Z tWC tAW tAS(3) tCW(2) tWP(1) tAW NOTES (WRITE CYCLE) 1. A write occurs during the overlap of a low CS and a low WE. A write begins at the latest transition among CS going Low and WE going low : A write end at the earliest transition among CS going high and WE going high, tWP is measured from the begining of write to the end of write. 2. tCW is measured from the CS going low to end of write. 3. tAS is measured from the address valid to the beginning of write. 4. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high. DATA RETENTION WAVE FORM CS controlled VCC 4.5V 2.2V VDR CS GND Data Retention Mode CS ≥VCC - 0.2V tSDR tRDR |
同様の部品番号 - KM684000BLGI-5L |
|
同様の説明 - KM684000BLGI-5L |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |