データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

KM718FV4021H-5 データシート(PDF) 4 Page - Samsung semiconductor

部品番号 KM718FV4021H-5
部品情報  128Kx36 & 256Kx18 Synchronous Pipelined SRAM
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SAMSUNG [Samsung semiconductor]
ホームページ  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM718FV4021H-5 データシート(HTML) 4 Page - Samsung semiconductor

  KM718FV4021H-5 Datasheet HTML 1Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 2Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 3Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 4Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 5Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 6Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 7Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 8Page - Samsung semiconductor KM718FV4021H-5 Datasheet HTML 9Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 12 page
background image
Rev 1.0
KM718FV4021
128Kx36 & 256Kx18 SRAM
- 4 -
KM736FV4021
Dec. 1998
FUNCTION DESCRIPTION
The KM736FV4021 and KM718FV4021 are 4,718,592 bit Synchronous Pipeline Mode SRAM. It is organized as 131,072words of 36
bits(or 262, 144 words of 18 bits)and is implemented in SAMSUNG
′s advanced CMOS technology.
Single differential PECL level K clocks are used to initiate the read/write operation and all internal operations are self-timed. At the
rising edge of K clock, All addresses, Write Enables, Synchronous Select and Data Ins are registered internally. Data outs are
updated from output registers edge of the next rising edge of the K clock. An internal write data buffer allows write data to follow one
cycle after addresses and controls. The package is 119(7x17) Ball Grid Array with balls on a 1.27mm pitch.
Read Operation
During reads, the address is registered during the frist clock edge, the internal array is read between this first edge and the second-
edge, and data is captured in the output register and driven to the CPU during the second clock edge. SS is driven low during this
cycle, signaling that the SRAM should drive out the data.
During consecutive read cycles where the address is the same, the data output must be held constant without any glitches. This
characteristic is because the SRAM will be read by devices that will operate slower than the SRAM frequency and will require multi-
ple SRAM cycles to perform a single read operation.
Write(Store) Operation
All addresses and SW are sampled on the clock rising edge. SW is low on the rising clock. Write data is sampled on the rising clock,
one cycle after write address and SW have been sampled by the SRAM. SS will be driven low during the same cycle that the
Address, SW and SW[a:d] are valid to signal that a valid operation is on the Address and Control Input.
Pipelined write are supported. This is done by using write data buffers on the SRAM that capture the write addresses on one write
cycle, and write the array on the next write cycle. The "next write cycle" can actually be many cycles away, broken by a series of
read cycles. Byte writes are supported. The byte write signals SW[a:d] signal which 9-bit bytes will be writen. Timing of SW[a:d] is the
same as the SW signal.
Bypass Read Operation
Since write data is not fully written into the array on first write cycle, there is a need to sense the address in case a future read is to
be done from the location that has not been written yet. For this case, the address comparator check to see if the new read address
is the same as the contents of the stored write address Latch. If the contents match, the read data must be supplied from the stored
write data latch with standard read timing. If there is no match, the read data comes from the SRAM array. The bypassing of the
SRAM array occurs on a byte by byte basis. If one byte is written and the other bytes are not, read data from the last written will have
new byte data from the write data buffer and the other bytes from the SRAM array.
Low Power Dissipation Mode
During normal operation, asynchronous signal ZZ must be pulled low. Low Power Mode is enabled by switching ZZ high. When the
SRAM is in Power Down Mode, the outputs will go to a Hi-Z state and the SRAM will draw standby current. SRAM data will be pre-
served and a recovery time(tZZR) is required before the SRAM resumes to normal operation.
TRUTH TABLE
K
ZZ
G
SS
SW
SWa
SWb
SWc
SWd
DQa
DQb
DQc
DQd
Operation
X
H
X
X
X
X
X
X
X
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Power Down Mode. No Operation
X
L
H
X
X
X
X
X
X
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Output Disabled.
L
L
H
X
X
X
X
X
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Output Disabled. No Operation
L
L
L
H
X
X
X
X
DOUT
DOUT
DOUT
DOUT Read Cycle
L
X
L
L
H
H
H
H
Hi-Z
Hi-Z
Hi-Z
Hi-Z
No Bytes Written
L
X
L
L
L
H
H
H
DIN
Hi-Z
Hi-Z
Hi-Z
Write first byte
L
X
L
L
H
L
H
H
Hi-Z
DIN
Hi-Z
Hi-Z
Write second byte
L
X
L
L
H
H
L
H
Hi-Z
Hi-Z
DIN
Hi-Z
Write third byte
L
X
L
L
H
H
H
L
Hi-Z
Hi-Z
Hi-Z
DIN
Write fourth byte
L
X
L
L
L
L
L
L
DIN
DIN
DIN
DIN
Write all byte


同様の部品番号 - KM718FV4021H-5

メーカー部品番号データシート部品情報
logo
Frontier Electronics.
KM718N FRONTIER-KM718N Datasheet
109Kb / 1P
   10mm Adjustable Unshielded IFT Coils
KM718N FRONTIER-KM718N Datasheet
134Kb / 1P
   10mm ADJUSTABLE RF COILS (UNSHIELDED)
KM718N-LFR FRONTIER-KM718N-LFR Datasheet
109Kb / 1P
   10mm Adjustable Unshielded IFT Coils
logo
Samsung semiconductor
KM718V089 SAMSUNG-KM718V089 Datasheet
536Kb / 20P
   512Kx36 & 1Mx18 Synchronous SRAM
KM718V887 SAMSUNG-KM718V887 Datasheet
470Kb / 16P
   256Kx18 Synchronous SRAM
More results

同様の説明 - KM718FV4021H-5

メーカー部品番号データシート部品情報
logo
Samsung semiconductor
K7P403622M SAMSUNG-K7P403622M Datasheet
240Kb / 12P
   128Kx36 & 256Kx18 Synchronous Pipelined SRAM
K7P403622B SAMSUNG-K7P403622B Datasheet
280Kb / 13P
   128Kx36 & 256Kx18 Synchronous Pipelined SRAM
K7A403609A SAMSUNG-K7A403609A Datasheet
466Kb / 17P
   128Kx36 & 256Kx18-Bit Synchronous Pipelined Burst SRAM
K7A403609B SAMSUNG-K7A403609B_06 Datasheet
419Kb / 19P
   128Kx36/x32 & 256Kx18 Synchronous SRAM
K7B403625B SAMSUNG-K7B403625B Datasheet
442Kb / 20P
   128Kx36 & 256Kx18 Synchronous SRAM
K7N403609B SAMSUNG-K7N403609B_06 Datasheet
404Kb / 19P
   128Kx36 & 256Kx18 Pipelined NtRAM
K7A403600B SAMSUNG-K7A403600B Datasheet
470Kb / 18P
   128Kx36/x32 & 256Kx18 Synchronous SRAM
K7A403600B SAMSUNG-K7A403600B_06 Datasheet
418Kb / 19P
   128Kx36/x32 & 256Kx18 Synchronous SRAM
K7N403601B SAMSUNG-K7N403601B Datasheet
386Kb / 18P
   128Kx36 & 256Kx18 Pipelined NtRAM
K7N403601A SAMSUNG-K7N403601A Datasheet
387Kb / 17P
   128Kx36 & 256Kx18-Bit Pipelined NtRAMTM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com