データシートサーチシステム |
|
LB1924 データシート(PDF) 10 Page - Sanyo Semicon Device |
|
LB1924 データシート(HTML) 10 Page - Sanyo Semicon Device |
10 / 11 page No. 5687-10/11 LB1924 Continued from preceding page. Pin No. Pin Pin function Equivalent circuit 14 DOUT Speed discriminator output. High: Acceleration Low: Deceleration 15 LD Speed lock detection output Outputs a low level when the motor speed is in the lock range (±6.25%). 16 FGOUT FG amplifier output 17 FGIN– FG amplifier input 18 FGIN+ FG amplifier input (bias input). The logic block initial reset is applied by connecting a capacitor (of about 0.1 µF) between FGIN+ and ground. 19 CROCK Setting for the lock protection circuit operating time. An operating time of about 2.5 seconds can be set by connecting a capacitor of about 0.047 µF between the CROCK pin and ground. Continued on next page. FG Schmitt comparator FG reset circuit |
同様の部品番号 - LB1924 |
|
同様の説明 - LB1924 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |