 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
ADS7945 データシート(PDF) 33 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
ADS7945 データシート(HTML) 33 Page - Texas Instruments |
|
|
33 / 49 page  0 - VREF VREF - 0 + 50 5 470 pF + 50 5 OPA836 OPA836 ADS7945 AINxP AINxN AVDD GND +VA SamplingTime SettlingResolution ln(2) ´ FilterTimeConstant(t )= AU FilterTimeConstant(t )=R C ´ AU 1 2 t ´ p ´ AU FilterBandwidth= ADS7945 ADS7946 www.ti.com SBAS539B – JUNE 2011 – REVISED SEPTEMBER 2011 APPLICATION INFORMATION: ADS7945 The ADS7945 employs a sample-and-hold stage at the input; see Figure 76 for a typical equivalent circuit of a sample-and-hold stage. The device connects a 32 pF sampling capacitor during sampling. This configuration results in a glitch at the input terminals of the device at the start of the sample. The external circuit must be designed in such a way that the input can settle to the required accuracy during the sampling time chosen. Figure 86 shows a typical driving circuit for the analog inputs. Figure 86. Typical Input Driving Circuit for the ADS7945 The 470 pF capacitor across the AINxP and AINxN terminals decouples the driving op amp from the sampling glitch. It is recommended to split the series resistance of the input filter in two equal values as shown in Figure 86. It is recommended that both input terminals see the same impedance from the external circuit. The low-pass filter at the input limits noise bandwidth of the driving op amps. Select the filter bandwidth so that the full-scale step at the input can settle to the required accuracy during the sampling time. Equation 1, Equation 2, and Equation 3 are useful for filter component selection. Where: Settling resolution is the accuracy in LSB to which the input needs to settle. A typical settling resolution for the 14-bit device is 15 or 16. (1) (2) (3) Also, make sure the driving op amp bandwidth does not limit the signal bandwidth below filter bandwidth. In many applications, signal bandwidth may be much lower than filter bandwidth. In this case, an additional low-pass filter may be used at the input of the driving op amp. This signal filter bandwidth can be selected in accordance with the input signal bandwidth. INPUT COMMON-MODE RANGE The AIN+ and AIN – inputs to the ADS7945 should typically vary between 0 V and VREF with a common-mode of VREF/2. The ADS7945 offers excellent CMRR which makes it possible to achieve close to the rated performance of the converter even in cases where the common-mode input is not well-controlled. The device can accept a ±200 mV variation in the common-mode voltage at any VDD/VREF combination allowing use of the entire ADC signal range ( –VREF to +VREF differentially). Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 33 Product Folder Link(s): ADS7945 ADS7946 |
同様の部品番号 - ADS7945 |
|
同様の説明 - ADS7945 |
|
|
リンク URL |
| プライバシーポリシー |
| ALLDATASHEET.JP |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
